Home
last modified time | relevance | path

Searched refs:registers (Results 1 – 25 of 67) sorted by relevance

123

/titanic_41/usr/src/cmd/sgs/librtld_db/demo/tests/
H A Dtest-sparc-regs28 echo "Display all registers"
32 echo "Display IN registers"
36 echo "Display OUT registers"
40 echo "Display LOCAL registers"
44 echo "Display SPECIAL registers"
48 echo "Display GLOBAL registers"
/titanic_41/usr/src/cmd/sgs/libconv/common/
H A Dsymbols_sparc_machelf.c36 static const Msg registers[] = { 0, variable
49 return (MSG_ORIG(registers[val])); in conv_sym_SPARC_value()
/titanic_41/usr/src/stand/lib/sa/sparc/
H A D_setjmp.s91 * We will flush our registers by doing (nwindows-1) save instructions.
93 * ensure that the registers we want to pick up are stored in the stack.
/titanic_41/usr/src/lib/libc/i386/gen/
H A Dmemcpy.s93 popl %edi / restore registers
107 popl %edi / restore registers
138 popl %edi / restore registers
H A Dstrncmp.s75 popl %esi / restore registers
88 popl %esi / restore registers
H A Dwsncmp.s85 popl %esi / restore registers
98 popl %esi / restore registers
H A Dsetjmp.s33 / by restoring registers ip, sp, bp, bx, si, and di from 'env'
/titanic_41/usr/src/uts/sun4u/ml/
H A Dcpr_resume_setup.s139 ! registers. Since we are restoring INVALID_CONTEXT into
159 ! copy select data to registers for later use
H A Dmach_locore.s238 ! Initialize CPU state registers
332 ! Call mlsetup with address of prototype user registers.
1430 * registers to a known state to facilitate debugging.
1540 ! %g2 and %g3 are used as scratch registers in ptl1_panic.
/titanic_41/usr/src/cmd/sgs/libld/common/
H A Dmachsym.sparc.c153 static const char *registers[] = { 0, variable
212 name = registers[sym->st_value]; in ld_is_regsym_sparc()
/titanic_41/usr/src/cmd/mdb/sparc/v9/libstand/
H A Dsetjmp.s94 * This is necessary to ensure that the registers we want to
/titanic_41/usr/src/common/crypto/aes/amd64/
H A Daes_amd64.s718 sub $[4*8], %rsp / Make room on stack to save registers
724 mov %rbx, 1*8(%rsp) / Save registers
736 / Load input block into registers
781 4: / Restore registers
822 sub $[4*8], %rsp / Make room on stack to save registers
828 mov %rbx, 1*8(%rsp) / Save registers
840 / Load input block into registers
891 4: / Restore registers
/titanic_41/usr/src/lib/libc/sparcv9/gen/
H A Dsetjmp.s78 * This is necessary to ensure that the registers we want to
H A Dmemchr.s53 ! initializing registers to detect zero bytes
/titanic_41/usr/src/lib/libc/sparc/gen/
H A Dsetjmp.s78 * This is necessary to ensure that the registers we want to
H A Dmemchr.s53 ! initializing registers to detect zero bytes
/titanic_41/usr/src/cmd/sgs/yacc/common/
H A Dyaccpar186 ** get globals into registers.
196 ** get globals into registers.
401 ** get globals into registers.
512 ** registers done. The only difference between the
557 goto yystack; /* reset registers in driver code */
/titanic_41/usr/src/lib/libc/i386_hwcap1/gen/
H A Dmemset.s62 pushl %ebx / more registers are needed
158 pushl %ebx / more registers are needed
/titanic_41/usr/src/uts/sun4v/ml/
H A Dmach_locore.s246 ! Initialize CPU state registers
340 ! Call mlsetup with address of prototype user registers.
1509 * registers to a known state to facilitate debugging.
1619 ! %g2 and %g3 are used as scratch registers in ptl1_panic.
/titanic_41/usr/src/lib/udapl/udapl_tavor/amd64/
H A Damd64.il32 / Device registers are in Big Endian byte order, so use bswap* instructions.
/titanic_41/usr/src/lib/udapl/udapl_tavor/i386/
H A Di386.il32 / Device registers are in Big Endian byte order, so use bswap instructions.
/titanic_41/usr/src/uts/sun4/ml/
H A Dproc_init.s80 ! Initialize CPU state registers
/titanic_41/usr/src/lib/libc/i386/threads/
H A Dasm_subr.s121 push %ds / segment registers
/titanic_41/usr/src/cmd/sgs/rtld/amd64/
H A Dboot_elf.s298 / Restore registers
409 / Restore registers using %r11 which contains our old %rsp value
477 / Restore registers
/titanic_41/usr/src/ucbcmd/sbcp/
H A Dsbcp.s125 ! We use an extra window to save the %o registers we're entered

123