Home
last modified time | relevance | path

Searched refs:processors (Results 1 – 10 of 10) sorted by relevance

/titanic_41/usr/src/uts/intel/ia32/ml/
H A Dia32.il163 * The pause instruction is a NOP on all other IA-32 processors.
173 * prefetch is an SSE extension which is not supported on older 32-bit processors
/titanic_41/usr/src/cmd/pools/poold/com/sun/solaris/domain/pools/
H A DSystemSolver.java521 List processors = getProcessors(donor); in solve() local
523 "donor processors: " + processors); in solve()
524 Iterator itProcessor = processors.iterator(); in solve()
/titanic_41/usr/src/uts/sun4u/starcat/ml/
H A Ddrmach_asm.s430 ! Cheetah+, and Jaguar processors. Panther does support
443 ! Registers on other source and target processors. The register
448 ! empty if there are no non-local Panther processors on the
/titanic_41/usr/src/uts/intel/amd64/ml/
H A Damd64.il167 * The pause instruction is a NOP on all other IA-32 processors.
/titanic_41/usr/src/uts/i86pc/ml/
H A Dlocore.s1765 / measuring the clock rate of very fast processors.
1968 / measuring the clock rate of very fast processors.
/titanic_41/usr/src/cmd/fm/dicts/
H A DINTEL.po837 …is not off-lined, as the memory controller on the CPU chip is still accessible by other processors"
853 …is not off-lined, as the memory controller on the CPU chip is still accessible by other processors"
869 …is not off-lined, as the memory controller on the CPU chip is still accessible by other processors"
885 …is not off-lined, as the memory controller on the CPU chip is still accessible by other processors"
/titanic_41/usr/src/lib/libsecdb/
H A Dprof_attr.txt76 Process Management:::Manage current processes and processors:auths=solaris.smf.manage.cron,solaris.…
/titanic_41/usr/src/cmd/sendmail/cf/
H A DREADME3622 processors online (if that can be
3628 number of processors online (if
/titanic_41/usr/src/uts/intel/io/acpica/
H A Dchanges.txt9855 Implemented support for the EM64T and other x86-64 processors. This
9856 essentially entails recognizing that these processors support non-aligned
9857 memory transfers. Previously, all 64-bit processors were assumed to lack
9869 on 64-bit processors instead of a fixed 32-bit word. (With assistance
15220 processors, memory, and interrupts during setup_arch(). Note that
/titanic_41/usr/src/data/hwdata/
H A Dpci.ids15055 1101 TS-C43 card with 4 ADSP-TS101 processors
18407 # Integrated in CX86111/CX86113 processors