Home
last modified time | relevance | path

Searched refs:parent_lo (Results 1 – 7 of 7) sorted by relevance

/titanic_41/usr/src/uts/common/io/cardbus/
H A Dcardbus.h100 uint32_t parent_lo; member
H A Dcardbus_cfg.c723 range[0].child_lo = range[0].parent_lo = entry->io_last; in cardbus_bridge_ranges()
726 range[1].child_lo = range[1].parent_lo = entry->memory_last; in cardbus_bridge_ranges()
3488 nr->parent_mid, nr->parent_lo,
H A Dcardbus.c870 new_range_p->parent_lo = in cardbus_convert_properties()
/titanic_41/usr/src/uts/sun4v/io/niumx/
H A Dniumx_var.h113 uint32_t parent_lo; member
H A Dniumx.c438 p_regspec.regspec_addr = reg_begin - rng_begin + rng_p->parent_lo; in niumx_map()
/titanic_41/usr/src/uts/sun4/io/
H A Dpcicfg.c126 uint32_t parent_lo; member
1250 range[1].child_lo = range[1].parent_lo = (uint32_t)entry->memory_base; in pcicfg_ntbridge_configure_done()
1254 range[0].child_lo = range[0].parent_lo = (uint32_t)entry->io_base; in pcicfg_ntbridge_configure_done()
1908 range[0].child_lo = range[0].parent_lo = in pcicfg_bridge_assign()
1912 range[1].child_lo = range[1].parent_lo = in pcicfg_bridge_assign()
5178 range[0].child_lo = range[0].parent_lo = io_base; in pcicfg_probe_bridge()
5181 range[1].child_lo = range[1].parent_lo = mem_base; in pcicfg_probe_bridge()
5556 range[0].child_lo = range[0].parent_lo = io_base; in pcicfg_probe_bridge()
5559 range[1].child_lo = range[1].parent_lo = mem_base; in pcicfg_probe_bridge()
/titanic_41/usr/src/uts/sun4v/io/
H A Dvnet_dds.c61 uint32_t parent_lo; member
991 prp->parent_lo = start & 0x00000000FFFFFFFF; in vdds_new_niu_node()