Searched refs:msiq_state (Results 1 – 10 of 10) sorted by relevance
/titanic_41/usr/src/uts/sun4/io/px/ |
H A D | px_msiq.c | 88 msiq_state_p->msiq_p[i].msiq_state = MSIQ_STATE_FREE; in px_msiq_attach() 168 msiq_state_p->msiq_p[first_msiq_id].msiq_state = in px_msiq_alloc() 199 if (msiq_state_p->msiq_p[i].msiq_state == MSIQ_STATE_FREE) { in px_msiq_alloc() 200 msiq_state_p->msiq_p[i].msiq_state = MSIQ_STATE_INUSE; in px_msiq_alloc() 263 (msiq_state_p->msiq_p[i].msiq_state == MSIQ_STATE_FREE)) in px_msiq_alloc_based_on_cpuid() 281 if (msiq_state_p->msiq_p[*msiq_id_p].msiq_state == MSIQ_STATE_FREE) { in px_msiq_alloc_based_on_cpuid() 282 msiq_state_p->msiq_p[*msiq_id_p].msiq_state = MSIQ_STATE_INUSE; in px_msiq_alloc_based_on_cpuid() 316 msiq_state_p->msiq_p[msiq_id].msiq_state = MSIQ_STATE_FREE; in px_msiq_free()
|
H A D | px_msiq.h | 38 ushort_t msiq_state; /* MSIQ alloc state */ member
|
H A D | px_lib.h | 111 pci_msiq_state_t *msiq_state); 113 pci_msiq_state_t msiq_state);
|
H A D | px_fm.c | 571 pci_msiq_state_t msiq_state; in px_err_check_eq() local 577 if ((px_lib_msiq_getstate(dip, i + eq_no, &msiq_state) != in px_err_check_eq() 578 DDI_SUCCESS) || msiq_state == PCI_MSIQ_STATE_ERROR) in px_err_check_eq()
|
/titanic_41/usr/src/uts/sun4v/io/px/ |
H A D | px_lib4v.h | 154 pci_msiq_state_t *msiq_state); 156 pci_msiq_state_t msiq_state);
|
H A D | px_hcall.s | 109 pci_msiq_state_t *msiq_state) 115 pci_msiq_state_t msiq_state)
|
H A D | px_lib4v.c | 847 pci_msiq_state_t *msiq_state) in px_lib_msiq_getstate() argument 855 msiq_id, msiq_state)) != H_EOK) { in px_lib_msiq_getstate() 862 *msiq_state); in px_lib_msiq_getstate() 870 pci_msiq_state_t msiq_state) in px_lib_msiq_setstate() argument 875 "msiq_state 0x%x\n", dip, msiq_id, msiq_state); in px_lib_msiq_setstate() 878 msiq_id, msiq_state)) != H_EOK) { in px_lib_msiq_setstate()
|
/titanic_41/usr/src/uts/sun4u/io/px/ |
H A D | px_lib4u.h | 345 pci_msiq_state_t *msiq_state); 347 pci_msiq_state_t msiq_state);
|
H A D | px_hlib.c | 2315 pci_msiq_state_t *msiq_state) in hvio_msiq_getstate() argument 2326 *msiq_state = PCI_MSIQ_STATE_IDLE; in hvio_msiq_getstate() 2329 *msiq_state = PCI_MSIQ_STATE_ERROR; in hvio_msiq_getstate() 2340 pci_msiq_state_t msiq_state) in hvio_msiq_setstate() argument 2350 if (msiq_state == PCI_MSIQ_STATE_ERROR) in hvio_msiq_setstate() 2354 if (msiq_state == PCI_MSIQ_STATE_ERROR) in hvio_msiq_setstate() 2361 if (msiq_state == PCI_MSIQ_STATE_IDLE) in hvio_msiq_setstate()
|
H A D | px_lib4u.c | 885 pci_msiq_state_t *msiq_state) in px_lib_msiq_getstate() argument 893 msiq_id, msiq_state)) != H_EOK) { in px_lib_msiq_getstate() 900 *msiq_state); in px_lib_msiq_getstate() 908 pci_msiq_state_t msiq_state) in px_lib_msiq_setstate() argument 913 "msiq_state 0x%x\n", dip, msiq_id, msiq_state); in px_lib_msiq_setstate() 916 msiq_id, msiq_state)) != H_EOK) { in px_lib_msiq_setstate()
|