Home
last modified time | relevance | path

Searched refs:mm_read_pci (Results 1 – 7 of 7) sorted by relevance

/titanic_41/usr/src/uts/common/io/bnxe/577xx/drivers/common/lm/device/
H A Dlm_devinfo.c248 lm_status = mm_read_pci(pdev, PCICFG_DEVICE_CONTROL, &val); in lm_get_pcicfg_mps_mrrs()
270 lm_status = mm_read_pci(pdev, PCICFG_VENDOR_ID_OFFSET, &val); in lm_get_pcicfg_info()
293 lm_status = mm_read_pci(pdev, PCICFG_SUBSYSTEM_VENDOR_ID_OFFSET, &val); in lm_get_pcicfg_info()
305 lm_status = mm_read_pci(pdev, PCICFG_INT_LINE, &val); in lm_get_pcicfg_info()
316 lm_status = mm_read_pci(pdev, PCICFG_CACHE_LINE_SIZE, &val); in lm_get_pcicfg_info()
328 lm_status = mm_read_pci(pdev, PCICFG_REVISION_ID_OFFSET, &val); in lm_get_pcicfg_info()
340 lm_status = mm_read_pci(pdev, PCICFG_LINK_CONTROL, &val); in lm_get_pcicfg_info()
401 lm_status = mm_read_pci(pdev, pci_reg, &val); in lm_get_bar_offset_direct()
409 lm_status = mm_read_pci(pdev, pci_reg, &val); in lm_get_bar_offset_direct()
563 …mm_read_pci(pdev, pdev->hw_info.pcie_caps_offset + PCIE_DEV_CAPS, &pdev->hw_info.pcie_dev_capabili… in lm_get_bars_info()
[all …]
H A Dlm_power.c351 mm_read_pci( in set_d0_power_state()
H A Dlm_hw_access.c1757 mm_read_pci(pdev,PCICFG_GRC_DATA,ret); in lm_reg_rd_ind_imp()
H A Dlm_hw_init_reset.c510 mm_read_pci(pdev, pcie_caps_offset + PCIE_DEV_CTRL, &dev_control_and_status); in lm_cleanup_after_flr()
/titanic_41/usr/src/uts/common/io/bnxe/
H A Dbnxe_mm.c107 lm_status_t mm_read_pci(lm_device_t * pDev, in mm_read_pci() function
1668 lm_status_t lm_status = mm_read_pci(pdev, cap_offset, &reg_value); in mm_get_cap_offset()
1679 lm_status = mm_read_pci(pdev, cap_offset, &reg_value); in mm_get_cap_offset()
/titanic_41/usr/src/uts/common/io/bnxe/577xx/drivers/common/include/
H A Dmm.h215 lm_status_t mm_read_pci(struct _lm_device_t *pdev,
/titanic_41/usr/src/uts/common/io/bnxe/577xx/drivers/common/lm/vf/basic_vf/
H A Dlm_vf.c98 mm_read_pci(pdev, PCICFG_ME_REGISTER, &val); in lm_vf_get_vf_id()