Home
last modified time | relevance | path

Searched refs:intr_reg (Results 1 – 3 of 3) sorted by relevance

/titanic_41/usr/src/uts/sun4u/starcat/io/
H A Daxq.c1266 volatile uint32_t *intr_reg; in axq_cpu2ssc_intr() local
1286 intr_reg = axq_array[exp][slot]->axq_cpu2ssc_intr; in axq_cpu2ssc_intr()
1289 intr_reg = axq_local.axq_cpu2ssc_intr; in axq_cpu2ssc_intr()
1292 ASSERT(intr_reg != 0); in axq_cpu2ssc_intr()
1296 if (!(*intr_reg & AXQ_CPU2SSC_INTR_PEND)) { in axq_cpu2ssc_intr()
1297 *intr_reg = cookie; in axq_cpu2ssc_intr()
/titanic_41/usr/src/uts/sun4u/montecarlo/io/
H A Dscsb.c4375 uchar_t intr_reg, tmp_reg, intr_addr, clr_bits = 0; in scsb_intr() local
4523 intr_reg = scb_intr_regs[intr_idx]; in scsb_intr()
4524 if (intr_reg & clr_bits) { in scsb_intr()
4533 1, &intr_reg, 1)) { in scsb_intr()
4541 intr_reg); in scsb_intr()
4543 if (!(intr_reg & clr_bits)) { in scsb_intr()
4580 intr_idx = intr_reg = 0; in scsb_intr()
4586 intr_reg |= scb_intr_regs[i]; in scsb_intr()
4589 if (intr_reg && scsb_read_bhealthy(scsb) != 0) { in scsb_intr()
4691 intr_reg = scb_intr_regs[intr_idx]; in scsb_intr()
[all …]
/titanic_41/usr/src/uts/common/io/usb/hcd/uhci/
H A Duhci.c973 ushort_t intr_status, cmd_reg, intr_reg; in uhci_intr() local
991 intr_reg = Get_OpReg16(USBINTR); in uhci_intr()
995 intr_status, intr_reg); in uhci_intr()
1003 if (((intr_reg & ENABLE_ALL_INTRS) == 0) && in uhci_intr()