Searched refs:intr_idx (Results 1 – 2 of 2) sorted by relevance
| /titanic_41/usr/src/uts/common/io/cxgbe/t4nex/ |
| H A D | t4_sge.c | 81 struct sge_fl *fl, int intr_idx, int cong);
87 static int alloc_rxq(struct port_info *pi, struct sge_rxq *rxq, int intr_idx,
92 int intr_idx);
428 int rc = 0, i, intr_idx, j, iqid; in t4_setup_port_queues() local
443 intr_idx = first_vector(pi); in t4_setup_port_queues()
466 rc = alloc_rxq(pi, rxq, intr_idx, i); in t4_setup_port_queues()
469 intr_idx++; in t4_setup_port_queues()
485 rc = alloc_ofld_rxq(pi, ofld_rxq, intr_idx); in t4_setup_port_queues()
489 intr_idx++; in t4_setup_port_queues()
503 intr_idx = port_intr_iq(pi, j)->abs_id; in t4_setup_port_queues()
[all …]
|
| /titanic_41/usr/src/uts/sun4u/montecarlo/io/ |
| H A D | scsb.c | 4373 int intr_idx, index, offset_base, retval, slotnum, val; in scsb_intr() local
4491 intr_idx = SCSB_REG_INDEX(tmp_reg) - iid; in scsb_intr()
4493 if (scb_intr_regs[intr_idx] & clr_bits) { in scsb_intr()
4523 intr_reg = scb_intr_regs[intr_idx]; in scsb_intr()
4544 scb_intr_regs[intr_idx] &= ~clr_bits; in scsb_intr()
4580 intr_idx = intr_reg = 0; in scsb_intr()
4583 for (i = 0; i < SCTRL_BHLTHY_NUMREGS; ++i, ++intr_idx) { in scsb_intr()
4585 scb_intr_regs[intr_idx] & int_masks[intr_idx]; in scsb_intr()
4651 intr_idx = 0; in scsb_intr()
4660 intr_idx += i; in scsb_intr()
[all …]
|