Home
last modified time | relevance | path

Searched refs:intr_head (Results 1 – 5 of 5) sorted by relevance

/titanic_41/usr/src/uts/sun4/ml/
H A Dinterrupt.s67 ! Grab the first or list head intr_vec_t off the intr_head[pil]
69 ! intr_head[pil] to next intr_vec_t on the list and clear softint
76 add %g1, INTR_HEAD, %g6 ! %g6 = &cpu->m_cpu.intr_head
77 add %g6, %g5, %g6 ! %g6 = &cpu->m_cpu.intr_head[pil]
78 ldn [%g6], %g2 ! %g2 = cpu->m_cpu.intr_head[pil]
94 stn %g3, [%g6] ! update cpu->m_cpu.intr_head[pil]
117 ldn [%g6 + %g3], %g6 ! %g6=cpu->m_cpu.intr_head[pil]
118 stna %g6, [%g5 + TRAP_ENT_F2]%asi ! trap_f2 = intr_head[pil]
1595 add %l4, INTR_HEAD, %l6 ! %l6 = &cpu->m_cpu.intr_head[pil]
1596 stn %i0, [%l6 + %l0] ! cpu->m_cpu.intr_head[pil] = iv
[all …]
H A Doffsets.in364 cpu_m.intr_head INTR_HEAD
/titanic_41/usr/src/uts/sun4/os/
H A Dintr.c361 next = mcpu->intr_head[pil]; in intr_dequeue_req()
378 mcpu->intr_head[pil] = next_iv; /* head */ in intr_dequeue_req()
385 if (mcpu->intr_head[pil] == NULL) { in intr_dequeue_req()
/titanic_41/usr/src/uts/sun4u/sys/
H A Dmachcpuvar.h114 struct intr_vec *intr_head[PIL_LEVELS]; /* intr queue heads per pil */ member
/titanic_41/usr/src/uts/sun4v/sys/
H A Dmachcpuvar.h129 struct intr_vec *intr_head[PIL_LEVELS]; /* intr queue heads per pil */ member