Home
last modified time | relevance | path

Searched refs:imr_p (Results 1 – 5 of 5) sorted by relevance

/titanic_41/usr/src/uts/sun4u/opl/io/pcicmu/
H A Dpcmu_ib.c126 volatile uint64_t *imr_p = ib_intr_map_reg_addr(pib_p, ino); in pcmu_ib_intr_enable() local
134 cpu_id = u2u_translate_tgtid(pcmu_p, cpu_id, imr_p); in pcmu_ib_intr_enable()
138 *imr_p = ib_get_map_reg(mondo, cpu_id); in pcmu_ib_intr_enable()
151 volatile uint64_t *imr_p = ib_intr_map_reg_addr(pib_p, ino); in pcmu_ib_intr_disable() local
159 PCMU_IB_INO_INTR_OFF(imr_p); in pcmu_ib_intr_disable()
160 *imr_p; /* flush previous write */ in pcmu_ib_intr_disable()
196 (PCMU_IB2CB(pib_p)->pcb_ittrans_cookie), imr_p); in pcmu_ib_intr_disable()
213 volatile uint64_t *imr_p) in pcmu_ib_intr_dist_nintr() argument
215 volatile uint64_t imr = *imr_p; in pcmu_ib_intr_dist_nintr()
224 cpu_id = u2u_translate_tgtid(pib_p->pib_pcmu_p, cpu_id, imr_p); in pcmu_ib_intr_dist_nintr()
[all …]
H A Dpcmu_cb.c104 volatile uint64_t *imr_p = ib_intr_map_reg_addr(pib_p, ino); in pcmu_cb_enable_nintr() local
112 cpu_id = u2u_translate_tgtid(pib_p->pib_pcmu_p, cpu_id, imr_p); in pcmu_cb_enable_nintr()
185 volatile uint64_t *imr_p; in pcmu_cb_disable_nintr() local
190 imr_p = ib_intr_map_reg_addr(pib_p, ino); in pcmu_cb_disable_nintr()
197 imr_p); in pcmu_cb_disable_nintr()
222 volatile uint64_t *imr_p; in pcmu_cb_intr_dist() local
235 imr_p = ib_intr_map_reg_addr(pib_p, ino); in pcmu_cb_intr_dist()
237 cpu_id = u2u_translate_tgtid(pib_p->pib_pcmu_p, cpu_id, imr_p); in pcmu_cb_intr_dist()
/titanic_41/usr/src/uts/sun4u/io/pci/
H A Dpci_ib.c151 volatile uint64_t *imr_p = ib_intr_map_reg_addr(ib_p, ino); in ib_intr_enable() local
166 *imr_p = ib_get_map_reg(mondo, cpu_id); in ib_intr_enable()
179 volatile uint64_t *imr_p = ib_intr_map_reg_addr(ib_p, ino); in ib_intr_disable() local
185 IB_INO_INTR_OFF(imr_p); in ib_intr_disable()
186 *imr_p; /* flush previous write */ in ib_intr_disable()
224 ib_intr_dist_nintr(ib_t *ib_p, ib_ino_t ino, volatile uint64_t *imr_p) in ib_intr_dist_nintr() argument
226 volatile uint64_t imr = *imr_p; in ib_intr_dist_nintr()
240 if (ib_map_reg_get_cpu(*imr_p) == cpu_id) in ib_intr_dist_nintr()
244 *imr_p = ib_get_map_reg(IB_IMR2MONDO(imr), cpu_id); in ib_intr_dist_nintr()
245 imr = *imr_p; /* flush previous write */ in ib_intr_dist_nintr()
[all …]
/titanic_41/usr/src/uts/sun4u/opl/sys/pcicmu/
H A Dpcmu_ib.h165 volatile uint64_t *imr_p);
/titanic_41/usr/src/uts/sun4u/sys/pci/
H A Dpci_ib.h227 volatile uint64_t *imr_p);