Home
last modified time | relevance | path

Searched refs:eims_mask (Results 1 – 4 of 4) sorted by relevance

/titanic_41/usr/src/uts/common/io/igb/
H A Digb_main.c3630 E1000_WRITE_REG(hw, E1000_EIMS, igb->eims_mask); in igb_enable_adapter_interrupts_82580()
3631 E1000_WRITE_REG(hw, E1000_EIAC, igb->eims_mask); in igb_enable_adapter_interrupts_82580()
3661 E1000_WRITE_REG(hw, E1000_EIMS, igb->eims_mask); in igb_enable_adapter_interrupts_82576()
3662 E1000_WRITE_REG(hw, E1000_EIAC, igb->eims_mask); in igb_enable_adapter_interrupts_82576()
3693 E1000_WRITE_REG(hw, E1000_EIMS, igb->eims_mask); in igb_enable_adapter_interrupts_82575()
3694 E1000_WRITE_REG(hw, E1000_EIAC, igb->eims_mask); in igb_enable_adapter_interrupts_82575()
4704 igb->eims_mask = E1000_EICR_TX_QUEUE0 | E1000_EICR_OTHER; in igb_setup_msix_82575()
4705 E1000_WRITE_REG(hw, E1000_MSIXBM(vector), igb->eims_mask); in igb_setup_msix_82575()
4719 igb->eims_mask |= eims; in igb_setup_msix_82575()
4735 igb->eims_mask |= eims; in igb_setup_msix_82575()
[all …]
H A Digb_gld.c719 igb->eims_mask |= (E1000_EICR_RX_QUEUE0 << index); in igb_rx_ring_intr_enable()
720 E1000_WRITE_REG(hw, E1000_EIMS, igb->eims_mask); in igb_rx_ring_intr_enable()
721 E1000_WRITE_REG(hw, E1000_EIAC, igb->eims_mask); in igb_rx_ring_intr_enable()
747 igb->eims_mask &= ~(E1000_EICR_RX_QUEUE0 << index); in igb_rx_ring_intr_disable()
750 E1000_WRITE_REG(hw, E1000_EIAC, igb->eims_mask); in igb_rx_ring_intr_disable()
H A Digb_sw.h626 uint32_t eims_mask; member
/titanic_41/usr/src/uts/common/io/ixgbe/
H A Dixgbe_sw.h703 uint32_t eims_mask; member