Home
last modified time | relevance | path

Searched refs:dma_addr_t (Results 1 – 24 of 24) sorted by relevance

/titanic_41/usr/src/uts/common/io/xge/hal/include/
H A Dxgehal-ring.h264 dma_addr_t dma_addr;
385 __HAL_STATIC_RING __HAL_INLINE_RING dma_addr_t
390 dma_addr_t dma_next);
404 xge_hal_ring_dtr_1b_set(xge_hal_dtr_h dtrh, dma_addr_t dma_pointer, int size);
412 dma_addr_t *dma_pointer, int *pkt_length);
415 xge_hal_ring_dtr_3b_set(xge_hal_dtr_h dtrh, dma_addr_t dma_pointers[],
420 dma_addr_t dma_pointers[], int sizes[]);
423 xge_hal_ring_dtr_5b_set(xge_hal_dtr_h dtrh, dma_addr_t dma_pointers[],
428 dma_addr_t dma_pointer[], int sizes[]);
H A Dxgehal-fifo.h218 dma_addr_t dma_addr;
224 dma_addr_t align_dma_addr;
319 int frag_idx, dma_addr_t dma_pointer, int size);
324 dma_addr_t dma_pointer, int size, int misaligned_size);
H A Dxgehal-mm.h41 dma_addr_t addr;
H A Dxgehal-channel.h469 xge_hal_check_alignment(dma_addr_t dma_pointer, int size, int alignment,
H A Dxgehal-stats.h1504 dma_addr_t dma_addr;
/titanic_41/usr/src/uts/common/io/xge/hal/xgehal/
H A Dxgehal-ring-fp.c84 __HAL_STATIC_RING __HAL_INLINE_RING dma_addr_t
87 return (dma_addr_t)*((u64 *)(void *)((char *)block + in __hal_ring_block_next_pointer()
93 dma_addr_t dma_next) in __hal_ring_block_next_pointer_set()
266 xge_hal_ring_dtr_1b_set(xge_hal_dtr_h dtrh, dma_addr_t dma_pointer, int size) in xge_hal_ring_dtr_1b_set()
298 dma_addr_t *dma_pointer, int *pkt_length) in xge_hal_ring_dtr_1b_get()
327 xge_hal_ring_dtr_3b_set(xge_hal_dtr_h dtrh, dma_addr_t dma_pointers[], in xge_hal_ring_dtr_3b_set()
363 dma_addr_t dma_pointers[], int sizes[]) in xge_hal_ring_dtr_3b_get()
399 xge_hal_ring_dtr_5b_set(xge_hal_dtr_h dtrh, dma_addr_t dma_pointers[], in xge_hal_ring_dtr_5b_set()
440 dma_addr_t dma_pointers[], int sizes[]) in xge_hal_ring_dtr_5b_get()
H A Dxgehal-channel-fp.c270 xge_hal_check_alignment(dma_addr_t dma_pointer, int size, int alignment, in xge_hal_check_alignment()
H A Dxgehal-ring.c45 static dma_addr_t
79 dma_addr_t to_dma, from_dma; in __hal_ring_rxdblock_link()
H A Dxgehal-fifo-fp.c835 dma_addr_t dma_pointer, int size, int misaligned_size) in xge_hal_fifo_dtr_buffer_set_aligned()
1038 int frag_idx, dma_addr_t dma_pointer, int size) in xge_hal_fifo_dtr_buffer_set()
H A Dxgehal-fifo.c68 txdl_priv->align_dma_addr = (dma_addr_t)0; in __hal_fifo_mempool_item_alloc()
/titanic_41/usr/src/uts/common/io/xge/drv/
H A Dxge_osdep.h101 typedef u64 dma_addr_t; typedef
355 #define XGE_OS_INVALID_DMA_ADDR ((dma_addr_t)0)
357 static inline dma_addr_t xge_os_dma_map(pci_dev_h pdev, pci_dma_h dmah, in xge_os_dma_map()
396 dma_addr_t dma_addr, size_t size, int dir) in xge_os_dma_unmap()
402 dma_addr_t dma_addr, u64 dma_offset, size_t length, int dir) in xge_os_dma_sync()
H A Dxgell.h282 dma_addr_t dma_addr;
H A Dxgell.c315 dma_addr_t dma_addr; in xgell_rx_buffer_alloc()
718 dma_addr_t dma_data; in xgell_rx_1b_callback()
/titanic_41/usr/src/grub/grub-0.97/netboot/
H A Dtg3.h13 typedef unsigned long dma_addr_t; typedef
2167 dma_addr_t rx_std_mapping;
2170 dma_addr_t rx_jumbo_mapping;
2175 dma_addr_t rx_rcb_mapping;
2182 dma_addr_t tx_desc_mapping;
2187 dma_addr_t status_mapping;
2195 dma_addr_t stats_mapping;
H A Dtg3.c1672 dma_addr_t mapping, uint32_t maxlen_flags, in tg3_set_bdinfo()
3039 dma_addr_t mapping, int len, uint32_t flags,
H A De1000.c58 typedef unsigned char *dma_addr_t; typedef
/titanic_41/usr/src/uts/common/io/drm/
H A DdrmP.h318 typedef unsigned long dma_addr_t; typedef
579 dma_addr_t *busaddr;
631 dma_addr_t bus_addr;
869 void *drm_pci_alloc(drm_device_t *, size_t, size_t, dma_addr_t, int);
H A Ddrm_pci.c217 size_t align, dma_addr_t maxaddr, int segments) in drm_pci_alloc()
/titanic_41/usr/src/uts/common/io/chxge/
H A Dsge.h55 #define dma_addr_t uint64_t macro
H A Dsge.c317 dma_addr_t mapping; in sge_data_out()
/titanic_41/usr/src/uts/common/sys/fibre-channel/fca/qlge/
H A Dqlge.h258 typedef uint64_t dma_addr_t; typedef
/titanic_41/usr/src/uts/intel/io/drm/
H A Di915_drv.h227 dma_addr_t dma_status_page;
/titanic_41/usr/src/uts/common/io/mega_sas/
H A Dmegaraid_sas.h527 #define IS_DMA64 (sizeof (dma_addr_t) == 8)
/titanic_41/usr/src/uts/common/io/mr_sas/
H A Dmr_sas.h1077 #define IS_DMA64 (sizeof (dma_addr_t) == 8)