| /titanic_41/usr/src/cmd/sendmail/libsm/ |
| H A D | clock.c | 204 struct itimerval clr; local
239 clr.it_interval.tv_sec = 0;
240 clr.it_interval.tv_usec = 0;
241 clr.it_value.tv_sec = 0;
242 clr.it_value.tv_usec = 0;
243 (void) setitimer(ITIMER_REAL, &clr, NULL);
264 struct itimerval clr; in sm_clear_events() local
270 clr.it_interval.tv_sec = 0; in sm_clear_events()
271 clr.it_interval.tv_usec = 0; in sm_clear_events()
272 clr.it_value.tv_sec = 0; in sm_clear_events()
[all …]
|
| H A D | signal.c | 196 struct itimerval clr; local
244 clr.it_interval.tv_sec = 0;
245 clr.it_interval.tv_usec = 0;
246 clr.it_value.tv_sec = 1;
247 clr.it_value.tv_usec = 0;
248 (void) setitimer(ITIMER_REAL, &clr, NULL);
|
| /titanic_41/usr/src/uts/sfmmu/ml/ |
| H A D | sfmmu_kdi.s | 167 clr %g4; \
216 clr %g1; \
291 clr %o0
307 clr %g1
330 clr %g1
340 clr %g1
|
| /titanic_41/usr/src/lib/libc/sparc/sys/ |
| H A D | _lwp_mutex_unlock.s | 37 clr %o3 ! clear lock/get waiter field
44 clr %o0 ! return 0
47 clr %o1 ! call kernel to wakeup waiter:
|
| H A D | door.s | 154 clr %o0 /* clear arguments and restart */
155 clr %o1
157 clr %o2
|
| H A D | vforkx.s | 64 clr %o5 /* flags = 0 */
105 clr %o0 /* zero the return value in the child */
|
| H A D | forkx.s | 49 clr %o0
|
| H A D | syscall.s | 116 clr %o0
143 clr %o0
|
| /titanic_41/usr/src/uts/common/fs/nfs/ |
| H A D | nfs_sys.c | 103 struct nfs4clrst_args clr; in nfssys() local
122 clr.vers = STRUCT_FGET(u_clr, vers); in nfssys()
124 if (clr.vers != NFS4_CLRST_VERSION) in nfssys()
127 clr.addr_type = STRUCT_FGET(u_clr, addr_type); in nfssys()
128 clr.ap = STRUCT_FGETP(u_clr, ap); in nfssys()
129 rfs4_client_clrst(&clr); in nfssys()
|
| /titanic_41/usr/src/lib/brand/shared/brand/sparc/ |
| H A D | runexe.s | 60 clr %fp
73 clr %g1
|
| /titanic_41/usr/src/lib/libc/sparcv9/inc/ |
| H A D | SYS.h | 105 clr %o0; \
143 clr %o0; \
243 clr %o0
|
| /titanic_41/usr/src/uts/common/io/nxge/npi/ |
| H A D | npi_rxdma.c | 1039 rdmc_par_err_log_t clr; in npi_rxdma_ring_perr_stat_get() local
1047 clr.value = pre_log->value; in npi_rxdma_ring_perr_stat_get()
1052 clr.bits.ldw.err = 0; in npi_rxdma_ring_perr_stat_get()
1060 clr.bits.ldw.merr = 0; in npi_rxdma_ring_perr_stat_get()
1065 NXGE_REG_WR64(handle, pre_offset, clr.value); in npi_rxdma_ring_perr_stat_get()
1069 clr.value = sha_log->value; in npi_rxdma_ring_perr_stat_get()
1074 clr.bits.ldw.err = 0; in npi_rxdma_ring_perr_stat_get()
1082 clr.bits.ldw.merr = 0; in npi_rxdma_ring_perr_stat_get()
1087 NXGE_REG_WR64(handle, sha_offset, clr.value); in npi_rxdma_ring_perr_stat_get()
1107 rdmc_par_err_log_t clr; in npi_rxdma_ring_perr_stat_clear() local
[all …]
|
| /titanic_41/usr/src/lib/libc/sparc/inc/ |
| H A D | SYS.h | 114 clr %o0; \
152 clr %o0; \
261 clr %o0
|
| /titanic_41/usr/src/uts/sun4u/io/ |
| H A D | panther_asm.s | 195 clr %o5
290 clr %o5 ! assume success
357 clr %o5 ! assume success
450 clr %o5
541 clr %o5 ! assume success
606 clr %o5 ! assume success
|
| /titanic_41/usr/src/uts/sparc/dtrace/ |
| H A D | dtrace_asm.s | 136 clr %g2
329 clr %g1
366 clr %g1
589 clr %o0
|
| /titanic_41/usr/src/uts/sun4v/vm/ |
| H A D | mach_sfmmu_asm.s | 199 clr %o0
200 clr %o1
304 clr %o0 ! ntsb = 0 for invalid ctx
305 clr %o1 ! HV_TSB_INFO_PA = 0 if inv ctx
377 clr %o0
|
| /titanic_41/usr/src/uts/sun4v/ml/ |
| H A D | trap_table.s | 100 clr %l4
270 clr %l0; clr %l1; clr %l2; clr %l3 ;\
271 clr %l4; clr %l5; clr %l6; clr %l7 ;\
272 clr %o0; clr %o1; clr %o2; clr %o3 ;\
273 clr %o4; clr %o5; clr %o6; clr %o7 ;\
1597 st %g0, [%g4 + CPU_TL1_HDLR] ! clr CPU_TL1_HDLR
1906 clr %l0
1907 clr %l1
1908 clr %l2
1909 clr %l3
[all …]
|
| /titanic_41/usr/src/uts/sun4u/ml/ |
| H A D | trap_table.s | 99 clr %l4
277 clr %l0; clr %l1; clr %l2; clr %l3 ;\
278 clr %l4; clr %l5; clr %l6; clr %l7 ;\
279 clr %o0; clr %o1; clr %o2; clr %o3 ;\
280 clr %o4; clr %o5; clr %o6; clr %o7 ;\
1824 st %g0, [%g4 + CPU_TL1_HDLR] ! clr CPU_TL1_HDLR
2138 clr %l0
2139 clr %l1
2140 clr %l2
2141 clr %l3
[all …]
|
| H A D | mach_copy.s | 363 clr %o0 ! return (0)
390 sta %g0, [%o0]%asi ! clr to double boundry
441 set .zinst, %o4 ! address of clr instructions
|
| /titanic_41/usr/src/uts/sun4u/os/ |
| H A D | cpr_impl.c | 362 sutlb_t clr; in i_cpr_ufw() local
367 bzero(&clr, sizeof (clr)); in i_cpr_ufw()
368 (*ctip->writer)((uint_t)index, &clr.tte, &clr.va_tag); in i_cpr_ufw()
382 sutlb_t clr, *tail; in i_cpr_clear_tmp() local
384 bzero(&clr, sizeof (clr)); in i_cpr_clear_tmp()
387 (*wrfunc)((uint_t)listp->index, &clr.tte, &clr.va_tag); in i_cpr_clear_tmp()
|
| /titanic_41/usr/src/cmd/sgs/lddstub/sparc/ |
| H A D | lddstub.s | 37 stub: clr %o0
|
| /titanic_41/usr/src/cmd/sgs/lddstub/sparcv9/ |
| H A D | lddstub.s | 37 stub: clr %o0
|
| /titanic_41/usr/src/cmd/mdb/intel/ia32/kmdb/ |
| H A D | kmdb_start.s | 56 clr %ebx
|
| /titanic_41/usr/src/uts/sun4/os/ |
| H A D | intr.c | 350 uint32_t clr; in intr_dequeue_req() local
386 clr = 1 << pil; in intr_dequeue_req()
388 clr |= (TICK_INT_MASK | STICK_INT_MASK); in intr_dequeue_req()
389 wr_clr_softint(clr); in intr_dequeue_req()
|
| /titanic_41/usr/src/ucblib/libucb/sparc/sys/ |
| H A D | setjmp.s | 56 clr %o1
|