Home
last modified time | relevance | path

Searched refs:ch_err_tl1_paddrs (Results 1 – 6 of 6) sorted by relevance

/titanic_41/usr/src/uts/sun4u/cpu/
H A Dus3_cheetah.c645 ch_err_tl1_paddrs[cp->cpu_id] = va_to_pa(chprp); in cpu_init_private()
646 ASSERT(ch_err_tl1_paddrs[cp->cpu_id] != -1); in cpu_init_private()
H A Dus3_jalapeno.c867 ch_err_tl1_paddrs[cp->cpu_id] = va_to_pa(chprp); in cpu_init_private()
868 ASSERT(ch_err_tl1_paddrs[cp->cpu_id] != -1); in cpu_init_private()
H A Dus3_cheetahplus.c873 ch_err_tl1_paddrs[cp->cpu_id] = va_to_pa(chprp); in cpu_init_private()
874 ASSERT(ch_err_tl1_paddrs[cp->cpu_id] != -1); in cpu_init_private()
H A Dus3_common.c96 uint64_t ch_err_tl1_paddrs[NCPU]; variable
1511 if (ch_err_tl1_paddrs[CPU->cpu_id] == 0) { in cpu_tl1_error()
5497 ch_err_tl1_paddrs[cp->cpu_id] = NULL;
/titanic_41/usr/src/uts/sun4u/sys/
H A Dus3_module.h597 extern uint64_t ch_err_tl1_paddrs[];
H A Dcheetahasm.h1107 set ch_err_tl1_paddrs, reg2; \