Home
last modified time | relevance | path

Searched refs:bus (Results 1 – 25 of 371) sorted by relevance

12345678910>>...15

/titanic_41/usr/src/uts/i86pc/sys/
H A Dpci_cfgspace_impl.h41 extern uint8_t pci_mech1_getb(int bus, int dev, int func, int reg);
42 extern uint16_t pci_mech1_getw(int bus, int dev, int func, int reg);
43 extern uint32_t pci_mech1_getl(int bus, int dev, int func, int reg);
44 extern void pci_mech1_putb(int bus, int dev, int func, int reg, uint8_t val);
45 extern void pci_mech1_putw(int bus, int dev, int func, int reg, uint16_t val);
46 extern void pci_mech1_putl(int bus, int dev, int func, int reg, uint32_t val);
52 extern uint8_t pci_mech1_amd_getb(int bus, int dev, int func, int reg);
53 extern uint16_t pci_mech1_amd_getw(int bus, int dev, int func, int reg);
54 extern uint32_t pci_mech1_amd_getl(int bus, int dev, int func, int reg);
55 extern void pci_mech1_amd_putb(int bus, int dev, int func, int reg,
[all …]
/titanic_41/usr/src/uts/intel/io/pci/
H A Dpci_boot.c88 uint8_t bus; member
119 static void enumerate_bus_devs(uchar_t bus, int config_op);
120 static void create_root_bus_dip(uchar_t bus);
133 static int get_pci_cap(uchar_t bus, uchar_t dev, uchar_t func, uint8_t cap_id);
136 static void create_ioapic_node(int bus, int dev, int fn, ushort_t vendorid,
139 static void populate_bus_res(uchar_t bus);
502 pci_bbn_present(int bus) in pci_bbn_present() argument
508 if (pci_bus_res[bus].dip == NULL) in pci_bbn_present()
512 if (ACPI_SUCCESS(acpica_get_handle(pci_bus_res[bus].dip, &hdl))) { in pci_bbn_present()
696 setup_bus_res(int bus) in setup_bus_res() argument
[all …]
H A Dpci_resource.c77 find_bus_res(int bus, int type) in find_bus_res() argument
88 if (acpi_find_bus_res(bus, type, &res) > 0) in find_bus_res()
91 if (hrt_find_bus_res(bus, type, &res) > 0) in find_bus_res()
94 (void) mps_find_bus_res(bus, type, &res); in find_bus_res()
104 int bus; in acpi_pci_probe() local
109 for (bus = 0; bus <= pci_bios_maxbus; bus++) { in acpi_pci_probe()
111 dip = pci_bus_res[bus].dip; in acpi_pci_probe()
117 (void *)(uintptr_t)bus); in acpi_pci_probe()
137 int bus; in acpi_trim_bus_ranges() local
146 for (bus = 0; bus < 256; bus++) { in acpi_trim_bus_ranges()
[all …]
/titanic_41/usr/src/uts/intel/io/intel_nhm/
H A Dnhm_pci_cfg.c91 nhm_get_hdl(int bus, int dev, int func) in nhm_get_hdl() argument
96 if (bus >= SOCKET_BUS(MAX_CPU_NODES) && bus <= SOCKET_BUS(0) && in nhm_get_hdl()
98 slot = SOCKET_BUS(0) - bus; in nhm_get_hdl()
108 nhm_pci_getb(int bus, int dev, int func, int reg, int *interpose) in nhm_pci_getb() argument
112 hdl = nhm_get_hdl(bus, dev, func); in nhm_pci_getb()
113 return (cmi_pci_getb(bus, dev, func, reg, interpose, hdl)); in nhm_pci_getb()
117 nhm_pci_getw(int bus, int dev, int func, int reg, int *interpose) in nhm_pci_getw() argument
121 hdl = nhm_get_hdl(bus, dev, func); in nhm_pci_getw()
122 return (cmi_pci_getw(bus, dev, func, reg, interpose, hdl)); in nhm_pci_getw()
126 nhm_pci_getl(int bus, int dev, int func, int reg, int *interpose) in nhm_pci_getl() argument
[all …]
/titanic_41/usr/src/uts/intel/io/intel_nb5000/
H A Dnb_pci_cfg.c128 nb_get_hdl(int bus, int dev, int func) in nb_get_hdl() argument
132 if (bus == 0 && dev == 16 && func < NB_PCI_NFUNC) { in nb_get_hdl()
134 } else if (bus == 0 && dev == 17 && func < NB_PCI_NFUNC) { in nb_get_hdl()
136 } else if (bus == 0 && dev < NB_PCI_DEV && func == 0) { in nb_get_hdl()
138 } else if (bus == 0 && dev == 21 && func == 0) { in nb_get_hdl()
140 } else if (bus == 0 && dev == 22 && func == 0) { in nb_get_hdl()
149 nb_pci_getb(int bus, int dev, int func, int reg, int *interpose) in nb_pci_getb() argument
153 hdl = nb_get_hdl(bus, dev, func); in nb_pci_getb()
154 return (cmi_pci_getb(bus, dev, func, reg, interpose, hdl)); in nb_pci_getb()
158 nb_pci_getw(int bus, int dev, int func, int reg, int *interpose) in nb_pci_getw() argument
[all …]
/titanic_41/usr/src/grub/grub-0.97/netboot/
H A Dpci_io.c26 #define CONFIG_CMD(bus, device_fn, where) (0x80000000 | (bus << 16) | (device_fn << 8) | (where &… argument
28 int pcibios_read_config_byte(unsigned int bus, unsigned int device_fn, in pcibios_read_config_byte() argument
31 outl(CONFIG_CMD(bus,device_fn,where), 0xCF8); in pcibios_read_config_byte()
36 int pcibios_read_config_word (unsigned int bus, in pcibios_read_config_word() argument
39 outl(CONFIG_CMD(bus,device_fn,where), 0xCF8); in pcibios_read_config_word()
44 int pcibios_read_config_dword (unsigned int bus, unsigned int device_fn, in pcibios_read_config_dword() argument
47 outl(CONFIG_CMD(bus,device_fn,where), 0xCF8); in pcibios_read_config_dword()
52 int pcibios_write_config_byte (unsigned int bus, unsigned int device_fn, in pcibios_write_config_byte() argument
55 outl(CONFIG_CMD(bus,device_fn,where), 0xCF8); in pcibios_write_config_byte()
60 int pcibios_write_config_word (unsigned int bus, unsigned int device_fn, in pcibios_write_config_word() argument
[all …]
H A Dpci.c265 unsigned int devfn, bus, buses; in scan_pci_bus() local
278 first_bus = dev->bus; in scan_pci_bus()
284 dev->bus = 0; in scan_pci_bus()
295 for (bus = first_bus; bus < buses; ++bus) { in scan_pci_bus()
298 pcibios_read_config_byte(bus, devfn, PCI_HEADER_TYPE, &hdr_type); in scan_pci_bus()
301 pcibios_read_config_dword(bus, devfn, PCI_VENDOR_ID, &l); in scan_pci_bus()
309 pcibios_read_config_dword(bus, devfn, PCI_REVISION, &l); in scan_pci_bus()
315 bus, PCI_SLOT(devfn), PCI_FUNC(devfn), in scan_pci_bus()
323 pcibios_read_config_byte(bus, devfn, i, &byte); in scan_pci_bus()
344 dev->bus = bus; in scan_pci_bus()
[all …]
H A Dpci.h278 unsigned char bus; member
286 extern int pcibios_read_config_byte(unsigned int bus, unsigned int device_fn, unsigned int where, u…
287 extern int pcibios_write_config_byte (unsigned int bus, unsigned int device_fn, unsigned int where,…
288 extern int pcibios_read_config_word(unsigned int bus, unsigned int device_fn, unsigned int where, u…
289 extern int pcibios_write_config_word (unsigned int bus, unsigned int device_fn, unsigned int where,…
290 extern int pcibios_read_config_dword(unsigned int bus, unsigned int device_fn, unsigned int where, …
291 extern int pcibios_write_config_dword(unsigned int bus, unsigned int device_fn, unsigned int where,…
292 extern unsigned long pcibios_bus_base(unsigned int bus);
299 return pcibios_read_config_byte(dev->bus, dev->devfn, where, value); in pci_read_config_byte()
304 return pcibios_write_config_byte(dev->bus, dev->devfn, where, value); in pci_write_config_byte()
[all …]
/titanic_41/usr/src/uts/i86pc/io/gfx_private/
H A Dgfxp_pci.c76 uint8_t bus; member
86 gfxp_pci_get_bsf(dev_info_t *dip, uint8_t *bus, uint8_t *dev, uint8_t *func) in gfxp_pci_get_bsf() argument
101 *bus = PCI_REG_BUS_G(pci_rp->pci_phys_hi); in gfxp_pci_get_bsf()
117 uint8_t bus, dev, func; in gfxp_pci_find_bsf() local
135 if (gfxp_pci_get_bsf(dip, &bus, &dev, &func) != DDI_SUCCESS) in gfxp_pci_find_bsf()
140 if ((bus == pci_bsf->bus) && (dev == pci_bsf->slot) && in gfxp_pci_find_bsf()
155 gfxp_pci_init_handle(uint8_t bus, uint8_t slot, uint8_t function, in gfxp_pci_init_handle() argument
172 pci_bsf->bus = bus; in gfxp_pci_init_handle()
199 uint8_t bus, dev, func; in gfxp_pci_read_byte() local
204 if (gfxp_pci_get_bsf(dip, &bus, &dev, &func) != DDI_SUCCESS) in gfxp_pci_read_byte()
[all …]
/titanic_41/usr/src/uts/i86pc/os/
H A Dpci_mech2.c51 pci_mech2_config_enable(uchar_t bus, uchar_t function) in pci_mech2_config_enable() argument
60 outb(PCI_FORW_PORT, bus); in pci_mech2_config_enable()
73 pci_mech2_getb(int bus, int device, int function, int reg) in pci_mech2_getb() argument
81 tmp = pci_mech2_config_enable(bus, function); in pci_mech2_getb()
89 pci_mech2_getw(int bus, int device, int function, int reg) in pci_mech2_getw() argument
97 tmp = pci_mech2_config_enable(bus, function); in pci_mech2_getw()
105 pci_mech2_getl(int bus, int device, int function, int reg) in pci_mech2_getl() argument
113 tmp = pci_mech2_config_enable(bus, function); in pci_mech2_getl()
121 pci_mech2_putb(int bus, int device, int function, int reg, uint8_t val) in pci_mech2_putb() argument
128 tmp = pci_mech2_config_enable(bus, function); in pci_mech2_putb()
[all …]
H A Dpci_cfgacc_x86.c107 uint8_t bus, dev, func; in pci_cfgacc_io() local
110 bus = PCI_BDF_BUS(req->bdf); in pci_cfgacc_io()
118 (*pci_putb_func)(bus, dev, func, in pci_cfgacc_io()
121 VAL8(req) = (*pci_getb_func)(bus, dev, func, in pci_cfgacc_io()
126 (*pci_putw_func)(bus, dev, func, in pci_cfgacc_io()
129 VAL16(req) = (*pci_getw_func)(bus, dev, func, in pci_cfgacc_io()
134 (*pci_putl_func)(bus, dev, func, in pci_cfgacc_io()
137 VAL32(req) = (*pci_getl_func)(bus, dev, func, in pci_cfgacc_io()
142 (*pci_putl_func)(bus, dev, func, in pci_cfgacc_io()
144 (*pci_putl_func)(bus, dev, func, in pci_cfgacc_io()
[all …]
H A Dpci_mech1.c48 pci_mech1_getb(int bus, int device, int function, int reg) in pci_mech1_getb() argument
57 outl(PCI_CONFADD, PCI_CADDR1(bus, device, function, reg)); in pci_mech1_getb()
64 pci_mech1_getw(int bus, int device, int function, int reg) in pci_mech1_getw() argument
74 outl(PCI_CONFADD, PCI_CADDR1(bus, device, function, reg)); in pci_mech1_getw()
81 pci_mech1_getl(int bus, int device, int function, int reg) in pci_mech1_getl() argument
91 outl(PCI_CONFADD, PCI_CADDR1(bus, device, function, reg)); in pci_mech1_getl()
98 pci_mech1_putb(int bus, int device, int function, int reg, uint8_t val) in pci_mech1_putb() argument
106 outl(PCI_CONFADD, PCI_CADDR1(bus, device, function, reg)); in pci_mech1_putb()
112 pci_mech1_putw(int bus, int device, int function, int reg, uint16_t val) in pci_mech1_putw() argument
120 outl(PCI_CONFADD, PCI_CADDR1(bus, device, function, reg)); in pci_mech1_putw()
[all …]
H A Dpci_neptune.c140 pci_neptune_getb(int bus, int device, int function, int reg) in pci_neptune_getb() argument
146 val = pci_mech1_getb(bus, device, function, reg); in pci_neptune_getb()
153 pci_neptune_getw(int bus, int device, int function, int reg) in pci_neptune_getw() argument
159 val = pci_mech1_getw(bus, device, function, reg); in pci_neptune_getw()
166 pci_neptune_getl(int bus, int device, int function, int reg) in pci_neptune_getl() argument
172 val = pci_mech1_getl(bus, device, function, reg); in pci_neptune_getl()
179 pci_neptune_putb(int bus, int device, int function, int reg, uint8_t val) in pci_neptune_putb() argument
183 pci_mech1_putb(bus, device, function, reg, val); in pci_neptune_putb()
189 pci_neptune_putw(int bus, int device, int function, int reg, uint16_t val) in pci_neptune_putw() argument
193 pci_mech1_putw(bus, device, function, reg, val); in pci_neptune_putw()
[all …]
H A Dpci_mech1_amd.c95 pci_mech1_amd_getb(int bus, int device, int function, int reg) in pci_mech1_amd_getb() argument
105 outl(PCI_CONFADD, PCI_CADDR1_ECS(bus, device, function, reg)); in pci_mech1_amd_getb()
112 pci_mech1_amd_getw(int bus, int device, int function, int reg) in pci_mech1_amd_getw() argument
122 outl(PCI_CONFADD, PCI_CADDR1_ECS(bus, device, function, reg)); in pci_mech1_amd_getw()
129 pci_mech1_amd_getl(int bus, int device, int function, int reg) in pci_mech1_amd_getl() argument
139 outl(PCI_CONFADD, PCI_CADDR1_ECS(bus, device, function, reg)); in pci_mech1_amd_getl()
146 pci_mech1_amd_putb(int bus, int device, int function, int reg, uint8_t val) in pci_mech1_amd_putb() argument
154 outl(PCI_CONFADD, PCI_CADDR1_ECS(bus, device, function, reg)); in pci_mech1_amd_putb()
160 pci_mech1_amd_putw(int bus, int device, int function, int reg, uint16_t val) in pci_mech1_amd_putw() argument
168 outl(PCI_CONFADD, PCI_CADDR1_ECS(bus, device, function, reg)); in pci_mech1_amd_putw()
[all …]
H A Dpci_orion.c181 pci_orion_getb(int bus, int device, int function, int reg) in pci_orion_getb() argument
187 val = pci_mech1_getb(bus, device, function, reg); in pci_orion_getb()
194 pci_orion_getw(int bus, int device, int function, int reg) in pci_orion_getw() argument
200 val = pci_mech1_getw(bus, device, function, reg); in pci_orion_getw()
207 pci_orion_getl(int bus, int device, int function, int reg) in pci_orion_getl() argument
213 val = pci_mech1_getl(bus, device, function, reg); in pci_orion_getl()
220 pci_orion_putb(int bus, int device, int function, int reg, uint8_t val) in pci_orion_putb() argument
224 pci_mech1_putb(bus, device, function, reg, val); in pci_orion_putb()
230 pci_orion_putw(int bus, int device, int function, int reg, uint16_t val) in pci_orion_putw() argument
234 pci_mech1_putw(bus, device, function, reg, val); in pci_orion_putw()
[all …]
/titanic_41/usr/src/uts/intel/io/pciex/
H A Dpcie_nvidia.c48 check_if_device_is_pciex(dev_info_t *cdip, uchar_t bus, uchar_t dev, in check_if_device_is_pciex() argument
61 status = (*pci_getw_func)(bus, dev, func, PCI_CONF_STAT); in check_if_device_is_pciex()
65 capsp = (*pci_getb_func)(bus, dev, func, PCI_CONF_CAP_PTR); in check_if_device_is_pciex()
68 cap = (*pci_getb_func)(bus, dev, func, capsp); in check_if_device_is_pciex()
74 "capability found\n", bus, dev, func); in check_if_device_is_pciex()
77 status = (*pci_getw_func)(bus, dev, func, capsp + 2); in check_if_device_is_pciex()
94 slot_cap = (*pci_getl_func)(bus, dev, func, in check_if_device_is_pciex()
118 capsp = (*pci_getb_func)(bus, dev, func, in check_if_device_is_pciex()
132 look_for_any_pciex_device(uchar_t bus) in look_for_any_pciex_device() argument
148 venid = (*pci_getw_func)(bus, dev, func, in look_for_any_pciex_device()
[all …]
/titanic_41/usr/src/cmd/fm/dicts/
H A DSUN4U.dict67 fault.io.datapath fault.io.pci.bus=38
68 defect.io.pci.driver fault.io.datapath fault.io.pci.bus=39
71 fault.io.datapath fault.io.pci.bus fault.io.pci.device=42
72 defect.io.pci.driver fault.io.datapath fault.io.pci.bus fault.io.pci.device=43
75 fault.io.hbus fault.io.pci.bus=46
76 defect.io.pci.driver fault.io.hbus fault.io.pci.bus=47
79 fault.io.hbus fault.io.pci.bus fault.io.pci.device=50
80 defect.io.pci.driver fault.io.hbus fault.io.pci.bus fault.io.pci.device=51
83 fault.io.datapath fault.io.hbus fault.io.pci.bus=54
84 defect.io.pci.driver fault.io.datapath fault.io.hbus fault.io.pci.bus=55
[all …]
H A DPCIEX.dict31 fault.io.pciex.bus-noresp fault.io.pciex.device-noresp=2
32 fault.io.pciex.bus-linkerr fault.io.pciex.device-interr=3
33 fault.io.pci.bus-linkerr fault.io.pciex.device-interr=4
40 fault.io.pci.bus-linkerr fault.io.pci.device-interr fault.io.pciex.device-interr=11
41 fault.io.pciex.bus-noresp fault.io.pciex.device-interr fault.io.pciex.device-noresp=12
42 fault.io.pciex.bus-linkerr fault.io.pciex.bus-noresp fault.io.pciex.device-interr fault.io.pciex.de…
43 fault.io.pciex.bus-linkerr fault.io.pciex.bus-noresp fault.io.pciex.device-interr fault.io.pciex.de…
44 fault.io.pciex.bus-noresp fault.io.pciex.device-interr fault.io.pciex.device-invreq fault.io.pciex.…
45 fault.io.pciex.bus-noresp fault.io.pciex.device-interr=16
47 fault.io.pciex.bus-linkerr-corr fault.io.pciex.device-interr-corr=18
[all …]
/titanic_41/usr/src/uts/sun4u/starfire/io/
H A Didn_xf.c88 #define UPDATE_CIC_HISTORY(reg, brd, bus, val) \ argument
90 BOARDSET_ADD(xf_cicbuses, (bus)), \
91 xf_cicregs[brd][bus][reg] = (val))
124 #define UPDATE_CIC_HISTORY(reg, brd, bus, val) argument
154 static int cic_write_sm_mask(int board, int bus, boardset_t sm_mask);
155 static int cic_write_sm_bar(int board, int bus, uint_t sm_bar);
156 static int cic_write_sm_lar(int board, int bus, uint_t sm_lar);
161 static int verify_smregs(int brd, int bus, boardset_t smmask,
185 cic_read_domain_mask(int board, int bus) in cic_read_domain_mask() argument
194 bus); in cic_read_domain_mask()
[all …]
/titanic_41/usr/src/uts/common/io/rtw/
H A Drtwphy.c71 rtw_rfbus_write(struct rtw_rfbus *bus, enum rtw_rfchipid rfchipid, uint_t addr, in rtw_rfbus_write() argument
74 return (*bus->b_write)(bus->b_regs, rfchipid, addr, val); in rtw_rfbus_write()
128 struct rtw_rfbus *bus = &sa->sa_bus; in rtw_sa2400_txpower() local
130 return (rtw_rfbus_write(bus, RTW_RFCHIPID_PHILIPS, SA2400_TX, in rtw_sa2400_txpower()
195 struct rtw_rfbus *bus = &sa->sa_bus; in rtw_sa2400_tune() local
221 if ((rc = rtw_rfbus_write(bus, RTW_RFCHIPID_PHILIPS, SA2400_SYNA, in rtw_sa2400_tune()
224 if ((rc = rtw_rfbus_write(bus, RTW_RFCHIPID_PHILIPS, SA2400_SYNB, in rtw_sa2400_tune()
227 if ((rc = rtw_rfbus_write(bus, RTW_RFCHIPID_PHILIPS, SA2400_SYNC, in rtw_sa2400_tune()
230 return (rtw_rfbus_write(bus, RTW_RFCHIPID_PHILIPS, SA2400_SYND, 0x0)); in rtw_sa2400_tune()
237 struct rtw_rfbus *bus = &sa->sa_bus; in rtw_sa2400_pwrstate() local
[all …]
/titanic_41/usr/src/uts/intel/sys/
H A Dpci_cfgspace.h45 extern uint8_t (*pci_getb_func)(int bus, int dev, int func, int reg);
46 extern uint16_t (*pci_getw_func)(int bus, int dev, int func, int reg);
47 extern uint32_t (*pci_getl_func)(int bus, int dev, int func, int reg);
48 extern void (*pci_putb_func)(int bus, int dev, int func, int reg, uint8_t val);
49 extern void (*pci_putw_func)(int bus, int dev, int func, int reg, uint16_t val);
50 extern void (*pci_putl_func)(int bus, int dev, int func, int reg, uint32_t val);
/titanic_41/usr/src/lib/libdiskmgt/common/
H A Dbus.c67 bp = dp->p.bus; in bus_get_attributes()
100 descriptor_t *bus = NULL; in bus_get_descriptor_by_name() local
108 if (libdiskmgt_str_eq(name, buses[i]->p.bus->name)) { in bus_get_descriptor_by_name()
109 bus = buses[i]; in bus_get_descriptor_by_name()
117 if (bus == NULL) { in bus_get_descriptor_by_name()
121 return (bus); in bus_get_descriptor_by_name()
134 return (desc->p.bus->name); in bus_get_name()
175 bp = desc->p.bus; in get_assoc_buses()
199 if (libdiskmgt_str_eq(name, allbuses[i]->p.bus->pname)) { in get_assoc_buses()
202 libdiskmgt_str_eq(bp->pname, allbuses[i]->p.bus->name)) { in get_assoc_buses()
[all …]
/titanic_41/usr/src/cmd/picl/plugins/sun4u/snowbird/conf/
H A DSUNW,Netra-CP2300.RTM.conf35 PROP bus-addr string r 0 "1,1"
44 PROP bus-addr string r 0 "0x1"
51 PROP bus-addr string r 0 "0x2"
62 PROP bus-addr string r 0 "1,1"
70 PROP bus-addr string r 0 "0,3f8"
78 PROP bus-addr string r 0 "0,2e8"
86 PROP bus-addr string r 0 "1"
94 PROP bus-addr string r 0 "2"
H A DSUNW,Netra-CP2300.conf33 PROP bus-addr string r 0 "1,1"
44 PROP bus-addr string r 0 "0x1"
51 PROP bus-addr string r 0 "0x2"
57 PROP bus-addr string r 0 "0,3f8"
64 PROP bus-addr string r 0 "1"
72 PROP bus-addr string r 0 "2"
/titanic_41/usr/src/uts/common/io/e1000api/
H A De1000_mac.c180 struct e1000_bus_info *bus = &hw->bus; in e1000_get_bus_info_pci_generic() local
187 bus->type = (status & E1000_STATUS_PCIX_MODE) in e1000_get_bus_info_pci_generic()
192 if (bus->type == e1000_bus_type_pci) { in e1000_get_bus_info_pci_generic()
193 bus->speed = (status & E1000_STATUS_PCI66) in e1000_get_bus_info_pci_generic()
199 bus->speed = e1000_bus_speed_66; in e1000_get_bus_info_pci_generic()
202 bus->speed = e1000_bus_speed_100; in e1000_get_bus_info_pci_generic()
205 bus->speed = e1000_bus_speed_133; in e1000_get_bus_info_pci_generic()
208 bus->speed = e1000_bus_speed_reserved; in e1000_get_bus_info_pci_generic()
214 bus->width = (status & E1000_STATUS_BUS64) in e1000_get_bus_info_pci_generic()
235 struct e1000_bus_info *bus = &hw->bus; in e1000_get_bus_info_pcie_generic() local
[all …]

12345678910>>...15