Home
last modified time | relevance | path

Searched refs:TXDMA_CHANNEL_VALID (Results 1 – 7 of 7) sorted by relevance

/titanic_41/usr/src/uts/common/io/nxge/npi/
H A Dnpi_txdma.c135 ASSERT(TXDMA_CHANNEL_VALID(tdc)); in npi_txdma_dump_tdc_regs()
136 if (!TXDMA_CHANNEL_VALID(tdc)) { in npi_txdma_dump_tdc_regs()
213 ASSERT(TXDMA_CHANNEL_VALID(tdc)); in npi_txdma_tdc_regs_zero()
214 if (!TXDMA_CHANNEL_VALID(tdc)) { in npi_txdma_tdc_regs_zero()
465 ASSERT(TXDMA_CHANNEL_VALID(channel)); in npi_txdma_log_page_handle_set()
466 if (!TXDMA_CHANNEL_VALID(channel)) { in npi_txdma_log_page_handle_set()
515 ASSERT(TXDMA_CHANNEL_VALID(channel)); in npi_txdma_log_page_config()
516 if (!TXDMA_CHANNEL_VALID(channel)) { in npi_txdma_log_page_config()
674 ASSERT(TXDMA_CHANNEL_VALID(channel)); in npi_txdma_log_page_vld_config()
675 if (!TXDMA_CHANNEL_VALID(channel)) { in npi_txdma_log_page_vld_config()
[all …]
H A Dnpi_txc.c148 ASSERT(TXDMA_CHANNEL_VALID(tdc)); in npi_txc_dump_tdc_fzc_regs()
149 if (!TXDMA_CHANNEL_VALID(tdc)) { in npi_txc_dump_tdc_fzc_regs()
272 ASSERT(TXDMA_CHANNEL_VALID(channel)); in npi_txc_dma_max_burst()
273 if (!TXDMA_CHANNEL_VALID(channel)) { in npi_txc_dma_max_burst()
322 ASSERT(TXDMA_CHANNEL_VALID(channel)); in npi_txc_dma_max_burst_set()
323 if (!TXDMA_CHANNEL_VALID(channel)) { in npi_txc_dma_max_burst_set()
359 ASSERT(TXDMA_CHANNEL_VALID(channel)); in npi_txc_dma_bytes_transmitted()
360 if (!TXDMA_CHANNEL_VALID(channel)) { in npi_txc_dma_bytes_transmitted()
655 ASSERT(TXDMA_CHANNEL_VALID(channel)); in npi_txc_port_dma_channel_enable()
656 if (!TXDMA_CHANNEL_VALID(channel)) { in npi_txc_port_dma_channel_enable()
[all …]
H A Dnpi_txdma.h41 if (!TXDMA_CHANNEL_VALID(channel)) { \
53 if (!TXDMA_CHANNEL_VALID(channel)) { \
H A Dnpi_vir.h166 if (!TXDMA_CHANNEL_VALID(n)) { \
/titanic_41/usr/src/uts/common/io/hxge/
H A Dhpi_txdma.c43 if (!TXDMA_CHANNEL_VALID(channel)) { in hpi_txdma_log_page_handle_set()
95 if (!TXDMA_CHANNEL_VALID(channel)) { in hpi_txdma_channel_control()
173 if (!TXDMA_CHANNEL_VALID(channel)) { in hpi_txdma_control_status()
211 if (!TXDMA_CHANNEL_VALID(channel)) { in hpi_txdma_event_mask()
248 if (!TXDMA_CHANNEL_VALID(channel)) { in hpi_txdma_ring_config()
281 if (!TXDMA_CHANNEL_VALID(channel)) { in hpi_txdma_mbox_config()
388 if (!TXDMA_CHANNEL_VALID(channel)) { in hpi_txdma_ring_head_get()
H A Dhxge_defs.h106 #define TXDMA_CHANNEL_VALID(cn) (cn < HXGE_MAX_TDCS) macro
/titanic_41/usr/src/uts/common/sys/nxge/
H A Dnxge_defs.h442 #define TXDMA_CHANNEL_VALID(cn) (cn < NXGE_MAX_TDCS) macro