Searched refs:REG_R15 (Results 1 – 13 of 13) sorted by relevance
/titanic_41/usr/src/lib/libc/amd64/threads/ |
H A D | machdep.c | 138 rs[REG_R15] = status.pr_reg[REG_R15]; in getgregs() 147 rs[REG_R15] = 0; in getgregs() 164 status.pr_reg[REG_R15] = rs[REG_R15]; in setgregs()
|
H A D | asm_subr.s | 125 movq %r15, REGOFF(REG_R15) (%rsp)
|
/titanic_41/usr/src/cmd/mdb/intel/mdb/ |
H A D | proc_amd64dep.c | 52 { "r15", REG_R15, MDB_TGT_R_EXPORT }, 53 { "r15d", REG_R15, MDB_TGT_R_EXPORT | MDB_TGT_R_32 }, 54 { "r15w", REG_R15, MDB_TGT_R_EXPORT | MDB_TGT_R_16 }, 55 { "r15l", REG_R15, MDB_TGT_R_EXPORT | MDB_TGT_R_8L }, 229 "", grs[REG_R15]); in pt_regs()
|
/titanic_41/usr/src/cmd/mdb/intel/modules/genunix/ |
H A D | gcore_isadep.c | 71 grp[REG_R15] = rp->r_r15; in gcore_getgregs()
|
/titanic_41/usr/src/lib/libdtrace/i386/ |
H A D | regs.sed.in | 81 SED_REPLACE64(REG_R15)
|
H A D | regs.d.in | 116 inline int R_R15 = @REG_R15@;
|
/titanic_41/usr/src/lib/brand/shared/brand/amd64/ |
H A D | handler.s | 79 movq %r15, EH_LOCALS_GREG(REG_R15)(%rbp)
|
/titanic_41/usr/src/uts/intel/sys/ |
H A D | regset.h | 89 #define REG_R15 0 macro
|
/titanic_41/usr/src/uts/intel/fs/proc/ |
H A D | prmachdep.c | 147 dst[REG_R12] = dst[REG_R13] = dst[REG_R14] = dst[REG_R15] = 0; in prgregset_32ton()
|
/titanic_41/usr/src/uts/intel/dtrace/ |
H A D | fasttrap_isa.c | 183 REG_R8, REG_R9, REG_R10, REG_R11, REG_R12, REG_R13, REG_R14, REG_R15, 1707 case REG_R15: return (rp->r_r15); in fasttrap_getreg()
|
H A D | dtrace_isa.c | 615 case REG_R15: in dtrace_getreg()
|
/titanic_41/usr/src/uts/intel/ia32/os/ |
H A D | archdep.c | 465 grp[REG_R15] = rp->r_r15; in getgregs() 726 rp->r_r15 = grp[REG_R15]; in setgregs()
|
/titanic_41/usr/src/lib/libproc/common/ |
H A D | Pcore.c | 516 lwp->lwp_status.pr_reg[REG_R15] = prs64->pr_reg.lxr_r15; in lx_prstatus64_to_lwp()
|