Home
last modified time | relevance | path

Searched refs:RADEON_GMC_SRC_PITCH_OFFSET_CNTL (Results 1 – 3 of 3) sorted by relevance

/titanic_41/usr/src/uts/intel/io/drm/
H A Dr300_cmdbuf.c500 if (cmd[1] & (RADEON_GMC_SRC_PITCH_OFFSET_CNTL | in r300_emit_bitblt_multi()
511 if ((cmd[1] & RADEON_GMC_SRC_PITCH_OFFSET_CNTL) && in r300_emit_bitblt_multi()
H A Dradeon_state.c408 if (cmd[1] & (RADEON_GMC_SRC_PITCH_OFFSET_CNTL | in radeon_check_and_fixup_packet3()
419 if ((cmd[1] & RADEON_GMC_SRC_PITCH_OFFSET_CNTL) && in radeon_check_and_fixup_packet3()
1432 OUT_RING(RADEON_GMC_SRC_PITCH_OFFSET_CNTL | in radeon_cp_dispatch_swap()
1937 OUT_RING(RADEON_GMC_SRC_PITCH_OFFSET_CNTL | in radeon_cp_dispatch_texture()
H A Dradeon_drv.h462 #define RADEON_GMC_SRC_PITCH_OFFSET_CNTL (1 << 0) macro