Home
last modified time | relevance | path

Searched refs:PORT_HW_CFG_SPEED_CAPABILITY_D0_1G (Results 1 – 3 of 3) sorted by relevance

/titanic_41/usr/src/uts/common/io/bnxe/577xx/hsi/mcp/
H A Ddev_info.h793 #define PORT_HW_CFG_SPEED_CAPABILITY_D0_1G 0x00100000 macro
/titanic_41/usr/src/uts/common/io/bnxe/577xx/common/
H A Dbnxe_clc.c4060 (phy->speed_cap_mask & PORT_HW_CFG_SPEED_CAPABILITY_D0_1G)) || in elink_warpcore_enable_AN_KR()
5623 if (phy->speed_cap_mask & PORT_HW_CFG_SPEED_CAPABILITY_D0_1G) in elink_set_parallel_detection()
5751 PORT_HW_CFG_SPEED_CAPABILITY_D0_1G) in elink_set_autoneg()
6638 PORT_HW_CFG_SPEED_CAPABILITY_D0_1G)) || in elink_prepare_xgxs()
8197 (PORT_HW_CFG_SPEED_CAPABILITY_D0_1G | in elink_8073_config_init()
9966 PORT_HW_CFG_SPEED_CAPABILITY_D0_1G) && in elink_8726_config_init()
10129 PORT_HW_CFG_SPEED_CAPABILITY_D0_1G)) && in elink_8727_config_speed()
10679 PORT_HW_CFG_SPEED_CAPABILITY_D0_1G)) || in elink_848xx_cmn_config_init()
11864 PORT_HW_CFG_SPEED_CAPABILITY_D0_1G)) || in elink_54618se_config_init()
/titanic_41/usr/src/uts/common/io/bnxe/
H A Dbnxe_hw.c256 PORT_HW_CFG_SPEED_CAPABILITY_D0_1G)) in BnxeHwReqPhyMediumSettings()