Searched refs:MSR_AMD_KGSBASE (Results 1 – 10 of 10) sorted by relevance
/titanic_41/usr/src/grub/grub-0.97/stage2/ |
H A D | controlregs.h | 129 #define MSR_AMD_KGSBASE 0xc0000102 /* swapgs swaps this with gsbase */ macro
|
/titanic_41/usr/src/uts/intel/sys/ |
H A D | controlregs.h | 185 #define MSR_AMD_KGSBASE 0xc0000102 /* swapgs swaps this with gsbase */ macro
|
/titanic_41/usr/src/uts/i86pc/ml/ |
H A D | bios_call_src.s | 150 movl $MSR_AMD_KGSBASE, %ecx 434 movl $MSR_AMD_KGSBASE, %ecx
|
H A D | fb_swtch_src.s | 137 movl $MSR_AMD_KGSBASE, %ecx
|
H A D | mpcore.s | 295 movl $MSR_AMD_KGSBASE, %ecx
|
H A D | cpr_wakecode.s | 154 movl $MSR_AMD_KGSBASE, %ecx / save kgsbase msr 713 movl $MSR_AMD_KGSBASE, %ecx / restore kgsbase msr
|
/titanic_41/usr/src/uts/intel/ia32/os/ |
H A D | sundep.c | 591 wrmsr(MSR_AMD_KGSBASE, pcb->pcb_gsbase); in update_sregs()
|
H A D | desctbls.c | 708 wrmsr(MSR_AMD_KGSBASE, 0x200000000ul); in init_gdt()
|
/titanic_41/usr/src/uts/intel/ia32/ml/ |
H A D | exception.s | 242 movl $MSR_AMD_KGSBASE, %ecx; \
|
H A D | i86_subr.s | 3109 GETMSR(MSR_AMD_KGSBASE, CREG_KGSBASE, %rdi)
|