Home
last modified time | relevance | path

Searched refs:MEM3_CTL (Results 1 – 5 of 5) sorted by relevance

/titanic_41/usr/src/uts/common/io/hxge/
H A Dhxge_txdma.c91 HXGE_DEBUG_MSG((hxgep, MEM3_CTL, "==> hxge_init_txdma_channels")); in hxge_init_txdma_channels()
116 HXGE_DEBUG_MSG((hxgep, MEM3_CTL, in hxge_init_txdma_channels()
125 HXGE_DEBUG_MSG((hxgep, MEM3_CTL, "==> hxge_uninit_txdma_channels")); in hxge_uninit_txdma_channels()
130 HXGE_DEBUG_MSG((hxgep, MEM3_CTL, "<== hxge_uinit_txdma_channels")); in hxge_uninit_txdma_channels()
190 HXGE_DEBUG_MSG((hxgep, MEM3_CTL, in hxge_init_txdma_channel_event_mask()
206 HXGE_DEBUG_MSG((hxgep, MEM3_CTL, in hxge_init_txdma_channel_event_mask()
219 HXGE_DEBUG_MSG((hxgep, MEM3_CTL, "==> hxge_enable_txdma_channel")); in hxge_enable_txdma_channel()
246 HXGE_DEBUG_MSG((hxgep, MEM3_CTL, "<== hxge_enable_txdma_channel")); in hxge_enable_txdma_channel()
919 HXGE_DEBUG_MSG((hxgep, MEM3_CTL, in hxge_txdma_hw_mode()
945 HXGE_DEBUG_MSG((hxgep, MEM3_CTL, "==> hxge_txdma_hw_mode: " in hxge_txdma_hw_mode()
[all …]
H A Dhxge_common_impl.h56 #define MEM3_CTL 0x0000000000080000ULL macro
H A Dhxge_main.c2218 HXGE_DEBUG_MSG((hxgep, MEM3_CTL, "==> hxge_free_tx_mem_pool")); in hxge_free_tx_mem_pool()
2222 HXGE_DEBUG_MSG((hxgep, MEM3_CTL, in hxge_free_tx_mem_pool()
2230 HXGE_DEBUG_MSG((hxgep, MEM3_CTL, in hxge_free_tx_mem_pool()
2265 HXGE_DEBUG_MSG((hxgep, MEM3_CTL, "<== hxge_free_tx_mem_pool")); in hxge_free_tx_mem_pool()
/titanic_41/usr/src/uts/common/io/nxge/
H A Dnxge_txdma.c205 NXGE_DEBUG_MSG((nxgep, MEM3_CTL, "==> nxge_uninit_txdma_channel")); in nxge_uninit_txdma_channel()
218 NXGE_DEBUG_MSG((nxgep, MEM3_CTL, "<== nxge_uninit_txdma_channel")); in nxge_uninit_txdma_channel()
323 NXGE_DEBUG_MSG((nxgep, MEM3_CTL, in nxge_init_txdma_channel_event_mask()
363 NXGE_DEBUG_MSG((nxgep, MEM3_CTL, in nxge_init_txdma_channel_cntl_stat()
412 NXGE_DEBUG_MSG((nxgep, MEM3_CTL, "==> nxge_enable_txdma_channel")); in nxge_enable_txdma_channel()
447 NXGE_DEBUG_MSG((nxgep, MEM3_CTL, "<== nxge_enable_txdma_channel")); in nxge_enable_txdma_channel()
1264 NXGE_DEBUG_MSG((nxge, MEM3_CTL, in nxge_txdma_channel_disable()
1271 NXGE_DEBUG_MSG((nxge, MEM3_CTL, in nxge_txdma_channel_disable()
1278 NXGE_DEBUG_MSG((nxge, MEM3_CTL, in nxge_txdma_channel_disable()
1321 NXGE_DEBUG_MSG((nxgep, MEM3_CTL, in nxge_txdma_hw_mode()
[all …]
/titanic_41/usr/src/uts/common/sys/nxge/
H A Dnxge_common_impl.h86 #define MEM3_CTL 0x0000000002000000ULL macro