Home
last modified time | relevance | path

Searched refs:MCREG_VAL32 (Results 1 – 5 of 5) sorted by relevance

/titanic_41/usr/src/uts/intel/io/mc-amd/
H A Dmcamd_drv.c213 MCREG_VAL32(&nbcfg) = mc->mc_cfgregs.mcr_nbcfg; in mc_ecc_enabled()
226 MCREG_VAL32(&nbcfg) = mc->mc_cfgregs.mcr_nbcfg; in mc_ck_enabled()
654 mc->mc_cfgregs.mcr_htnodeid = MCREG_VAL32(&nodeid) = in mc_mkprops_htcfg()
687 mcr->mcr_drambase = MCREG_VAL32(&basereg) = mc_pcicfg_get32(cfghdl, in mc_mkprops_addrmap()
690 mcr->mcr_dramlimit = MCREG_VAL32(&limreg) = mc_pcicfg_get32(cfghdl, in mc_mkprops_addrmap()
714 mcr->mcr_dramhole = MCREG_VAL32(&hole) = in mc_mkprops_addrmap()
733 mc->mc_cfgregs.mcr_nbcfg = MCREG_VAL32(&nbcfg) = in mc_getmiscctl()
737 mc->mc_cfgregs.mcr_sparectl = MCREG_VAL32(&sparectl) = in mc_getmiscctl()
802 MCREG_VAL32(&drcfg_lo) = mc_pcicfg_get32(cfghdl, MC_DC_REG_DRAMCFGLO); in mc_mkprops_dramctl()
803 MCREG_VAL32(&drcfg_hi) = mc_pcicfg_get32(cfghdl, MC_DC_REG_DRAMCFGHI); in mc_mkprops_dramctl()
[all …]
/titanic_41/usr/src/uts/i86pc/cpu/amd_opteron/
H A Dao_cpu.c107 ao->ao_ms_shared->aos_bcfg_scrubctl = MCREG_VAL32(&scrubctl) = in ao_procnode_scrubber_enable()
150 MCREG_VAL32(&scrubctl)); in ao_procnode_scrubber_enable()
H A Dao_mca.c472 ao->ao_ms_shared->aos_bcfg_dcfg_lo = MCREG_VAL32(&dcfglo) = in ao_dram_cfg()
481 MC_DC_REG_DRAMCFGLO, MCREG_VAL32(&dcfglo)); in ao_dram_cfg()
506 ao->ao_ms_shared->aos_bcfg_nb_sparectl = MCREG_VAL32(&sparectl) = in ao_sparectl_cfg()
530 MC_CTL_REG_SPARECTL, MCREG_VAL32(&sparectl)); in ao_sparectl_cfg()
/titanic_41/usr/src/uts/i86pc/cpu/authenticamd/
H A Dauthamd_main.c307 MCREG_VAL32(&sparectl) = in authamd_read_ecccnt()
348 MC_CTL_REG_SPARECTL, MCREG_VAL32(&sparectl)); in authamd_read_ecccnt()
350 MCREG_VAL32(&sparectl) = authamd_pcicfg_read(procnodeid, in authamd_read_ecccnt()
391 MCREG_VAL32(&sparectl) = in authamd_clear_ecccnt()
414 MC_CTL_REG_SPARECTL, MCREG_VAL32(&sparectl)); in authamd_clear_ecccnt()
447 MC_CTL_REG_SPARECTL, MCREG_VAL32(&sparectl)); in authamd_clear_ecccnt()
/titanic_41/usr/src/uts/intel/sys/
H A Dmc_amd.h277 #define MCREG_VAL32(up) ((up)->_val32) macro