Home
last modified time | relevance | path

Searched refs:MC5_MODE_72_BIT (Results 1 – 2 of 2) sorted by relevance

/titanic_41/usr/src/uts/common/io/chxge/com/
H A Dmc5.c282 dbgi_wr_data3(adap, mc5->mode == MC5_MODE_72_BIT ? in init_lara7000()
295 if (i <= 1 && mc5->mode == MC5_MODE_72_BIT) in init_lara7000()
384 V_MODE(mc5->mode == MC5_MODE_72_BIT) | in mc5_dbgi_mode_enable()
392 V_MODE(mc5->mode == MC5_MODE_72_BIT) | in mc5_dbgi_mode_disable()
393 V_COMPRESSION_ENABLE(mc5->mode == MC5_MODE_72_BIT) | in mc5_dbgi_mode_disable()
413 cfg |= V_MODE(mc5->mode == MC5_MODE_72_BIT) | F_TCAM_RESET; in t1_mc5_init()
425 if (mc5->mode == MC5_MODE_72_BIT) in t1_mc5_init()
639 if (mode != MC5_MODE_144_BIT && mode != MC5_MODE_72_BIT) in t1_mc5_create()
H A Dmc5.h58 #define MC5_MODE_72_BIT 2 macro