Home
last modified time | relevance | path

Searched refs:IXGBE_CTRL (Results 1 – 6 of 6) sorted by relevance

/titanic_41/usr/src/uts/common/io/ixgbe/
H A Dixgbe_x540.c214 ctrl |= IXGBE_READ_REG(hw, IXGBE_CTRL); in ixgbe_reset_hw_X540()
215 IXGBE_WRITE_REG(hw, IXGBE_CTRL, ctrl); in ixgbe_reset_hw_X540()
221 ctrl = IXGBE_READ_REG(hw, IXGBE_CTRL); in ixgbe_reset_hw_X540()
H A Dixgbe_82598.c873 ctrl = IXGBE_READ_REG(hw, IXGBE_CTRL) | IXGBE_CTRL_RST; in ixgbe_reset_hw_82598()
874 IXGBE_WRITE_REG(hw, IXGBE_CTRL, ctrl); in ixgbe_reset_hw_82598()
880 ctrl = IXGBE_READ_REG(hw, IXGBE_CTRL); in ixgbe_reset_hw_82598()
H A Dixgbe_82599.c1027 ctrl |= IXGBE_READ_REG(hw, IXGBE_CTRL); in ixgbe_reset_hw_82599()
1028 IXGBE_WRITE_REG(hw, IXGBE_CTRL, ctrl); in ixgbe_reset_hw_82599()
1034 ctrl = IXGBE_READ_REG(hw, IXGBE_CTRL); in ixgbe_reset_hw_82599()
H A Dixgbe_debug.c437 reg_val = IXGBE_READ_REG(hw, IXGBE_CTRL); in ixgbe_dump_regs()
H A Dixgbe_type.h79 #define IXGBE_CTRL 0x00000 macro
H A Dixgbe_common.c2768 IXGBE_WRITE_REG(hw, IXGBE_CTRL, IXGBE_CTRL_GIO_DIS); in ixgbe_disable_pcie_master()