Home
last modified time | relevance | path

Searched refs:FH_RSCSR_CHNL0_RBDCB_WPTR_REG (Results 1 – 6 of 6) sorted by relevance

/titanic_41/usr/src/uts/common/io/iwk/
H A Diwk_hw.h341 #define FH_RSCSR_CHNL0_RBDCB_WPTR_REG (FH_MEM_RSCSR_CHNL0 + 0x008) macro
H A Diwk2.c2460 IWK_WRITE(sc, FH_RSCSR_CHNL0_RBDCB_WPTR_REG, index & (~7)); in iwk_rx_softintr()
4179 IWK_WRITE(sc, FH_RSCSR_CHNL0_RBDCB_WPTR_REG, 0); in iwk_init()
4194 IWK_WRITE(sc, FH_RSCSR_CHNL0_RBDCB_WPTR_REG, in iwk_init()
/titanic_41/usr/src/uts/common/io/iwp/
H A Diwp_hw.h340 #define FH_RSCSR_CHNL0_RBDCB_WPTR_REG (FH_MEM_RSCSR_CHNL0 + 0x008) macro
H A Diwp.c2748 IWP_WRITE(sc, FH_RSCSR_CHNL0_RBDCB_WPTR_REG, index & (~7)); in iwp_rx_softintr()
5158 IWP_WRITE(sc, FH_RSCSR_CHNL0_RBDCB_WPTR_REG, 0); in iwp_init_common()
5173 IWP_WRITE(sc, FH_RSCSR_CHNL0_RBDCB_WPTR_REG, in iwp_init_common()
/titanic_41/usr/src/uts/common/io/iwh/
H A Diwh_hw.h343 #define FH_RSCSR_CHNL0_RBDCB_WPTR_REG (FH_MEM_RSCSR_CHNL0 + 0x008) macro
H A Diwh.c2849 IWH_WRITE(sc, FH_RSCSR_CHNL0_RBDCB_WPTR_REG, index & (~7)); in iwh_rx_softintr()
5627 IWH_WRITE(sc, FH_RSCSR_CHNL0_RBDCB_WPTR_REG, 0); in iwh_init_common()
5642 IWH_WRITE(sc, FH_RSCSR_CHNL0_RBDCB_WPTR_REG, in iwh_init_common()