Home
last modified time | relevance | path

Searched refs:FFLP_CFG_1_REG (Results 1 – 2 of 2) sorted by relevance

/titanic_41/usr/src/uts/common/io/nxge/npi/
H A Dnpi_fflp.c91 FFLP_CFG_1_REG, FFLP_DBG_TRAIN_VCT_REG, FFLP_TCP_CFLAG_MSK_REG,
1077 offset = FFLP_CFG_1_REG; in npi_fflp_cfg_cam_errorcheck_disable()
1098 offset = FFLP_CFG_1_REG; in npi_fflp_cfg_cam_errorcheck_enable()
1120 offset = FFLP_CFG_1_REG; in npi_fflp_cfg_llcsnap_enable()
1143 offset = FFLP_CFG_1_REG; in npi_fflp_cfg_llcsnap_disable()
2684 offset = FFLP_CFG_1_REG; in npi_fflp_cfg_fcram_access()
2721 offset = FFLP_CFG_1_REG; in npi_fflp_cfg_tcam_access()
2825 offset = FFLP_CFG_1_REG; in npi_fflp_cfg_fcram_reset()
2851 offset = FFLP_CFG_1_REG; in npi_fflp_cfg_init_done()
2867 offset = FFLP_CFG_1_REG; in npi_fflp_cfg_init_start()
[all …]
/titanic_41/usr/src/uts/common/sys/nxge/
H A Dnxge_fflp_hw.h652 #define FFLP_CFG_1_REG (FZC_FFLP + 0x20100) macro