Home
last modified time | relevance | path

Searched refs:EDX (Results 1 – 20 of 20) sorted by relevance

/titanic_41/usr/src/cmd/mdb/intel/mdb/
H A Dproc_ia32dep.c68 { "edx", EDX, MDB_TGT_R_EXPORT },
69 { "dx", EDX, MDB_TGT_R_EXPORT | MDB_TGT_R_16 },
70 { "dh", EDX, MDB_TGT_R_EXPORT | MDB_TGT_R_8H },
71 { "dl", EDX, MDB_TGT_R_EXPORT | MDB_TGT_R_8L },
179 grs[ES], grs[EDX], grs[EDX]); in pt_regs()
/titanic_41/usr/src/lib/brand/shared/brand/i386/
H A Dhandler.s88 movl %edx, EH_LOCALS_GREG(EDX)(%ebp)
171 movl EH_LOCALS_GREG(EDX)(%ebp), %edx /* restore %edx */
/titanic_41/usr/src/lib/libc/i386/sys/
H A Dptrace.c310 ps->pr_lwp.pr_reg[EDX] = cp->user.u_reg[EDX]; in ptrace()
627 ps->pr_lwp.pr_reg[EDX] = cp->user.u_reg[EDX]; in ProcUpdate()
678 cp->user.u_reg[EDX] = ps->pr_lwp.pr_reg[EDX]; in MakeUser()
/titanic_41/usr/src/cmd/csh/i386/
H A Dsignal.c85 sc.sc_edx = (int) ucp->uc_mcontext.gregs[EDX]; in sigvechandler()
116 ucp->uc_mcontext.gregs[EDX] = (int) sc.sc_edx; in sigvechandler()
/titanic_41/usr/src/uts/intel/sys/
H A Dregset.h104 #define EDX 9 macro
133 #define REG_R1 EDX
H A Dprocfs_isa.h114 #define R_R1 EDX
/titanic_41/usr/src/cmd/sgs/librtld_db/demo/i386/
H A Dregs.c65 disp_reg_line(ph, &pstatus, "ebx", EBX, "edx", EDX); in display_all_regs()
/titanic_41/usr/src/ucblib/libucb/i386/sys/
H A Dsignal.c115 sc.sc_r1 = (int)ucp->uc_mcontext.gregs[EDX]; in ucbsigvechandler()
187 ucp->uc_mcontext.gregs[EDX] = (int)sc.sc_r1; in ucbsigvechandler()
/titanic_41/usr/src/lib/libdtrace/i386/
H A Dregs.sed.in53 SED_REPLACE(EDX)
H A Dregs.d.in49 inline int R_EDX = @EDX@;
/titanic_41/usr/src/lib/libc/i386/threads/
H A Dmachdep.c245 ucp->uc_mcontext.gregs[EDX] = edx; in __csigsetjmp()
/titanic_41/usr/src/uts/intel/fs/proc/
H A Dprmachdep.c141 dst[REG_RDX] = (uint32_t)src[EDX]; in prgregset_32ton()
/titanic_41/usr/src/lib/libproc/common/
H A DP32ton.c227 dst[REG_RDX] = (uint32_t)src[EDX]; in prgregset_32_to_n()
564 dst[EDX] = src[REG_RDX]; in prgregset_n_to_32()
H A Dlibproc.h108 #define R_RVAL2 EDX /* 32 more bits for a 64-bit return value */
H A DPcore.c572 lwp->lwp_status.pr_reg[EDX] = prs32->pr_reg.lxr_dx; in lx_prstatus32_to_lwp()
/titanic_41/usr/src/cmd/ptools/pflags/
H A Dpflags.c548 dst[EDX] = src[REG_RDX]; in prgregset_n_to_32()
/titanic_41/usr/src/lib/libproc/amd64/
H A DPisadep.c228 dst[REG_RDX] = (uint32_t)src[EDX]; in ucontext_32_to_prgregs()
/titanic_41/usr/src/uts/intel/ia32/os/
H A Darchdep.c524 grp[EDX] = (greg32_t)rp->r_rdx; in getgregs32()
560 dmc->gregs[REG_RDX] = (greg_t)(uint32_t)smc->gregs[EDX]; in ucontext_32ton()
/titanic_41/usr/src/uts/intel/ia32/ml/
H A Dexception.s1003 movl TSS_EDX(%eax), %edx / restore EDX
/titanic_41/usr/src/uts/intel/dtrace/
H A Dfasttrap_isa.c187 EAX, ECX, EDX, EBX, UESP, EBP, ESI, EDI