Home
last modified time | relevance | path

Searched refs:E1000_TCTL (Results 1 – 15 of 15) sorted by relevance

/titanic_41/usr/src/uts/common/io/e1000g/
H A De1000g_workarounds.c106 tctl = E1000_READ_REG(hw, E1000_TCTL); in e1000_fifo_workaround_82547()
107 E1000_WRITE_REG(hw, E1000_TCTL, tctl & ~E1000_TCTL_EN); in e1000_fifo_workaround_82547()
116 E1000_WRITE_REG(hw, E1000_TCTL, tctl); in e1000_fifo_workaround_82547()
H A De1000g_debug.c289 {"TCTL", E1000_TCTL}, {"TIPG", E1000_TIPG}, in mac_dump()
H A De1000g_tx.c940 reg_tctl = E1000_READ_REG(hw, E1000_TCTL); in e1000g_tx_setup()
950 E1000_WRITE_REG(hw, E1000_TCTL, reg_tctl); in e1000g_tx_setup()
/titanic_41/usr/src/uts/common/io/e1000api/
H A De1000_80003es2lan.c838 E1000_WRITE_REG(hw, E1000_TCTL, E1000_TCTL_PSP); in e1000_reset_hw_80003es2lan()
933 reg_data = E1000_READ_REG(hw, E1000_TCTL); in e1000_init_hw_80003es2lan()
935 E1000_WRITE_REG(hw, E1000_TCTL, reg_data); in e1000_init_hw_80003es2lan()
1006 if (E1000_READ_REG(hw, E1000_TCTL) & E1000_TCTL_MULR) in e1000_initialize_hw_bits_80003es2lan()
H A De1000_82571.c1083 tctl = E1000_READ_REG(hw, E1000_TCTL); in e1000_reset_hw_82571()
1085 E1000_WRITE_REG(hw, E1000_TCTL, tctl); in e1000_reset_hw_82571()
1310 if (E1000_READ_REG(hw, E1000_TCTL) & E1000_TCTL_MULR) in e1000_initialize_hw_bits_82571()
H A De1000_82542.c207 E1000_WRITE_REG(hw, E1000_TCTL, E1000_TCTL_PSP); in e1000_reset_hw_82542()
H A De1000_regs.h96 #define E1000_TCTL 0x00400 /* Tx Control - RW */ macro
H A De1000_82540.c281 E1000_WRITE_REG(hw, E1000_TCTL, E1000_TCTL_PSP); in e1000_reset_hw_82540()
H A De1000_mac.c1233 tctl = E1000_READ_REG(hw, E1000_TCTL); in e1000_config_collision_dist_generic()
1238 E1000_WRITE_REG(hw, E1000_TCTL, tctl); in e1000_config_collision_dist_generic()
H A De1000_82541.c311 E1000_WRITE_REG(hw, E1000_TCTL, E1000_TCTL_PSP); in e1000_reset_hw_82541()
H A De1000_82543.c913 E1000_WRITE_REG(hw, E1000_TCTL, E1000_TCTL_PSP); in e1000_reset_hw_82543()
H A De1000_82575.c1439 E1000_WRITE_REG(hw, E1000_TCTL, E1000_TCTL_PSP); in e1000_reset_hw_82575()
2474 E1000_WRITE_REG(hw, E1000_TCTL, E1000_TCTL_PSP); in e1000_reset_hw_82580()
H A De1000_ich8lan.c4197 E1000_WRITE_REG(hw, E1000_TCTL, E1000_TCTL_PSP); in e1000_reset_hw_ich8lan()
4412 if (E1000_READ_REG(hw, E1000_TCTL) & E1000_TCTL_MULR) in e1000_initialize_hw_bits_ich8lan()
/titanic_41/usr/src/grub/grub-0.97/netboot/
H A De1000_hw.h586 #define E1000_TCTL 0x00400 /* TX Control - RW */ macro
730 #define E1000_82542_TCTL E1000_TCTL
/titanic_41/usr/src/uts/common/io/igb/
H A Digb_main.c2386 reg_val = E1000_READ_REG(hw, E1000_TCTL); in igb_setup_tx()
2394 E1000_WRITE_REG(hw, E1000_TCTL, reg_val); in igb_setup_tx()