Home
last modified time | relevance | path

Searched refs:DESC_Z_MASK (Results 1 – 6 of 6) sorted by relevance

/titanic_41/usr/src/uts/common/sys/1394/adapters/
H A Dhci1394_descriptors.h191 #define DESC_Z_MASK 0x0000000F macro
194 ((ADDR) & DESC_BRANCH_MASK) | ((Z) & DESC_Z_MASK))
196 #define HCI1394_GET_BRANCH_ADDR(DESCP) ((DESCP)->branch & ~DESC_Z_MASK)
197 #define HCI1394_GET_BRANCH_Z(DESCP) ((DESCP)->branch & DESC_Z_MASK)
/titanic_41/usr/src/uts/common/io/1394/adapters/
H A Dhci1394_ixl_isr.c603 dmastartp = dma->dma_bound & ~DESC_Z_MASK; in hci1394_ixl_intr_check_done()
604 dmaendp = dmastartp + ((dma->dma_bound & DESC_Z_MASK) << 4); in hci1394_ixl_intr_check_done()
874 dmastartp = dma->dma_bound & ~DESC_Z_MASK; in hci1394_ixl_intr_check_done()
875 dmaendp = dmastartp + ((dma->dma_bound & DESC_Z_MASK) << 4); in hci1394_ixl_intr_check_done()
H A Dhci1394_ixl_update.c765 uvp->hci_offset = xferctlp->dma[0].dma_bound & DESC_Z_MASK; in hci1394_ixl_update_prep_set_skipmode()
948 uvp->hdr_offset = xferctlp->dma[0].dma_bound & DESC_Z_MASK; in hci1394_ixl_update_prep_set_tagsync()
1068 uvp->hci_offset = xferctlp->dma[0].dma_bound & DESC_Z_MASK; in hci1394_ixl_update_prep_recv_pkt()
1329 uvp->hdr_offset = xferctlp->dma[0].dma_bound & DESC_Z_MASK - 1; in hci1394_ixl_update_prep_send_pkt()
1481 uvp->hdr_offset = xferctlp->dma[0].dma_bound & DESC_Z_MASK - 1; in hci1394_ixl_update_prep_send_buf()
H A Dhci1394_ixl_misc.c345 hcicnt = dma->dma_bound & DESC_Z_MASK; in hci1394_ixl_check_status()
H A Dhci1394_q.c1085 DESC_Z_MASK)); in hci1394_q_at_write_OLI()
1185 DESC_Z_MASK)); in hci1394_q_at_write_OL()
H A Dhci1394_ixl_comp.c1213 DESC_Z_MASK) - 1); in hci1394_finalize_all_xfer_desc()
2253 *dma_desc_bound = (dma_bound & ~DESC_Z_MASK) | wvp->descriptors; in hci1394_bld_dma_mem_desc_blk()