Home
last modified time | relevance | path

Searched refs:APIC_RESV_IRQ (Results 1 – 8 of 8) sorted by relevance

/titanic_41/usr/src/uts/i86pc/io/pcplusmp/
H A Dapic.c343 apic_reg_ops->apic_write(APIC_LOCAL_TIMER, AV_MASK|APIC_RESV_IRQ); in apic_init_intr()
344 apic_reg_ops->apic_write(APIC_INT_VECT0, AV_MASK|APIC_RESV_IRQ); in apic_init_intr()
395 AV_MASK|APIC_RESV_IRQ); in apic_init_intr()
1044 for (i = APIC_FIRST_FREE_IRQ; i < APIC_RESV_IRQ; i++) { in apic_check_free_irqs()
1126 if (apic_vector_to_irq[start + i] != APIC_RESV_IRQ) in apic_alloc_msi_vectors()
1252 if (apic_vector_to_irq[i] == APIC_RESV_IRQ) { in apic_allocate_vector()
1265 apic_vector_to_irq[vector] = APIC_RESV_IRQ; in apic_free_vector()
H A Dapic_introp.c172 while ((apic_vector_to_irq[i] == APIC_RESV_IRQ) && in apic_navail_vector()
224 while ((apic_vector_to_irq[i] == APIC_RESV_IRQ) && in apic_find_multi_vectors()
402 apic_vector_to_irq[irqptr->airq_vector] = APIC_RESV_IRQ; in apic_free_vectors()
/titanic_41/usr/src/uts/i86xpv/io/psm/
H A Dxpv_psm.c971 apic_vector_to_irq[vector] = APIC_RESV_IRQ; in apic_free_vector()
997 while ((apic_vector_to_irq[i] == APIC_RESV_IRQ) && in apic_navail_vector()
1089 if (irq == APIC_RESV_IRQ && irqptr->airq_mps_intr_index == 0) in msi_allocate_irq()
1262 if (apic_vector_to_irq[vector] != APIC_RESV_IRQ) in apic_alloc_msi_vectors()
1467 apic_vector_to_irq[irqptr->airq_vector] = APIC_RESV_IRQ; in apic_free_vectors()
H A Dmp_platform_xpv.c228 apic_vector_to_irq[i] = APIC_RESV_IRQ; in apic_init_common()
243 apic_irq_table[APIC_RESV_IRQ] = in apic_init_common()
928 if (newirq == APIC_RESV_IRQ) in apic_share_vector()
/titanic_41/usr/src/uts/i86pc/io/
H A Dmp_platform_misc.c240 apic_vector_to_irq[i] = APIC_RESV_IRQ; in apic_init_common()
255 apic_irq_table[APIC_RESV_IRQ] = in apic_init_common()
974 if (newirq == APIC_RESV_IRQ) in apic_share_vector()
H A Dmp_platform_common.c1602 if ((freeirq = apic_find_free_irq(irq, (APIC_RESV_IRQ - 1))) == -1) in apic_allocate_irq()
1610 for (i = APIC_FIRST_FREE_IRQ; i < APIC_RESV_IRQ; i++) { in apic_allocate_irq()
/titanic_41/usr/src/uts/i86pc/sys/
H A Dapic.h363 #define APIC_RESV_IRQ 0xfe macro
/titanic_41/usr/src/uts/i86pc/io/apix/
H A Dapix.c456 apic_reg_ops->apic_write(APIC_LOCAL_TIMER, AV_MASK|APIC_RESV_IRQ); in apix_init_intr()
457 apic_reg_ops->apic_write(APIC_INT_VECT0, AV_MASK|APIC_RESV_IRQ); in apix_init_intr()
507 AV_MASK|APIC_RESV_IRQ); in apix_init_intr()