Home
last modified time | relevance | path

Searched refs:xcc_id (Results 1 – 25 of 28) sorted by relevance

12

/linux/drivers/gpu/drm/amd/amdgpu/
H A Dgfx_v9_4_3.c167 static void gfx_v9_4_3_xcc_set_safe_mode(struct amdgpu_device *adev, int xcc_id);
168 static void gfx_v9_4_3_xcc_unset_safe_mode(struct amdgpu_device *adev, int xcc_id);
288 uint32_t xcc_id, uint32_t vmid) in gfx_v9_4_3_kiq_reset_hw_queue() argument
294 amdgpu_gfx_rlc_enter_safe_mode(adev, xcc_id); in gfx_v9_4_3_kiq_reset_hw_queue()
296 soc15_grbm_select(adev, me_id, pipe_id, queue_id, 0, xcc_id); in gfx_v9_4_3_kiq_reset_hw_queue()
299 WREG32_SOC15(GC, GET_INST(GC, xcc_id), regCP_HQD_DEQUEUE_REQUEST, 0x2); in gfx_v9_4_3_kiq_reset_hw_queue()
300 WREG32_SOC15(GC, GET_INST(GC, xcc_id), regSPI_COMPUTE_QUEUE_RESET, 0x1); in gfx_v9_4_3_kiq_reset_hw_queue()
303 if (!(RREG32_SOC15(GC, GET_INST(GC, xcc_id), regCP_HQD_ACTIVE) & 1)) in gfx_v9_4_3_kiq_reset_hw_queue()
316 amdgpu_gfx_rlc_exit_safe_mode(adev, xcc_id); in gfx_v9_4_3_kiq_reset_hw_queue()
428 scratch_reg0_offset = SOC15_REG_OFFSET(GC, GET_INST(GC, ring->xcc_id), regSCRATCH_REG0); in gfx_v9_4_3_ring_test_ring()
[all …]
H A Damdgpu_gfx.h145 uint32_t xcc_id, uint32_t vmid);
291 u32 sh_num, u32 instance, int xcc_id);
292 void (*read_wave_data)(struct amdgpu_device *adev, uint32_t xcc_id, uint32_t simd,
294 void (*read_wave_vgprs)(struct amdgpu_device *adev, uint32_t xcc_id, uint32_t simd,
297 void (*read_wave_sgprs)(struct amdgpu_device *adev, uint32_t xcc_id, uint32_t simd,
301 u32 queue, u32 vmid, u32 xcc_id);
491 …elect_se_sh(adev, se, sh, instance, xcc_id) ((adev)->gfx.funcs->select_se_sh((adev), (se), (sh), (… argument
492 …_pipe_q(adev, me, pipe, q, vmid, xcc_id) ((adev)->gfx.funcs->select_me_pipe_q((adev), (me), (pipe)… argument
512 int amdgpu_gfx_kiq_init_ring(struct amdgpu_device *adev, int xcc_id);
516 void amdgpu_gfx_kiq_fini(struct amdgpu_device *adev, int xcc_id);
[all …]
H A Damdgpu_gfx.c71 int xcc_id, int mec, int pipe, int queue) in amdgpu_gfx_is_mec_queue_enabled() argument
74 adev->gfx.mec_bitmap[xcc_id].queue_bitmap); in amdgpu_gfx_is_mec_queue_enabled()
276 struct amdgpu_ring *ring, int xcc_id) in amdgpu_gfx_kiq_acquire() argument
286 if (test_bit(queue_bit, adev->gfx.mec_bitmap[xcc_id].queue_bitmap)) in amdgpu_gfx_kiq_acquire()
310 int amdgpu_gfx_kiq_init_ring(struct amdgpu_device *adev, int xcc_id) in amdgpu_gfx_kiq_init_ring() argument
312 struct amdgpu_kiq *kiq = &adev->gfx.kiq[xcc_id]; in amdgpu_gfx_kiq_init_ring()
322 ring->xcc_id = xcc_id; in amdgpu_gfx_kiq_init_ring()
323 ring->vm_hub = AMDGPU_GFXHUB(xcc_id); in amdgpu_gfx_kiq_init_ring()
326 xcc_id * adev->doorbell_index.xcc_doorbell_range) in amdgpu_gfx_kiq_init_ring()
329 r = amdgpu_gfx_kiq_acquire(adev, ring, xcc_id); in amdgpu_gfx_kiq_init_ring()
[all …]
H A Damdgpu_rlc.h236 void (*set_safe_mode)(struct amdgpu_device *adev, int xcc_id);
237 void (*unset_safe_mode)(struct amdgpu_device *adev, int xcc_id);
339 void amdgpu_gfx_rlc_enter_safe_mode(struct amdgpu_device *adev, int xcc_id);
340 void amdgpu_gfx_rlc_exit_safe_mode(struct amdgpu_device *adev, int xcc_id);
H A Damdgpu_umr.h46 u32 xcc_id; member
50 u32 gpr_or_wave, se, sh, cu, wave, simd, xcc_id; member
H A Damdgpu_rlc.c38 void amdgpu_gfx_rlc_enter_safe_mode(struct amdgpu_device *adev, int xcc_id) in amdgpu_gfx_rlc_enter_safe_mode() argument
40 if (adev->gfx.rlc.in_safe_mode[xcc_id]) in amdgpu_gfx_rlc_enter_safe_mode()
50 adev->gfx.rlc.funcs->set_safe_mode(adev, xcc_id); in amdgpu_gfx_rlc_enter_safe_mode()
51 adev->gfx.rlc.in_safe_mode[xcc_id] = true; in amdgpu_gfx_rlc_enter_safe_mode()
63 void amdgpu_gfx_rlc_exit_safe_mode(struct amdgpu_device *adev, int xcc_id) in amdgpu_gfx_rlc_exit_safe_mode() argument
65 if (!(adev->gfx.rlc.in_safe_mode[xcc_id])) in amdgpu_gfx_rlc_exit_safe_mode()
75 adev->gfx.rlc.funcs->unset_safe_mode(adev, xcc_id); in amdgpu_gfx_rlc_exit_safe_mode()
76 adev->gfx.rlc.in_safe_mode[xcc_id] = false; in amdgpu_gfx_rlc_exit_safe_mode()
H A Damdgpu_virt.h374 u32 acc_flags, u32 hwip, u32 xcc_id);
376 u32 offset, u32 acc_flags, u32 hwip, u32 xcc_id);
385 u32 amdgpu_virt_rlcg_reg_rw(struct amdgpu_device *adev, u32 offset, u32 v, u32 flag, u32 xcc_id);
H A Dgfx_v9_0.h30 u32 instance, int xcc_id);
H A Damdgpu_virt.c1002 u32 amdgpu_virt_rlcg_reg_rw(struct amdgpu_device *adev, u32 offset, u32 v, u32 flag, u32 xcc_id) in amdgpu_virt_rlcg_reg_rw() argument
1020 if (adev->gfx.xcc_mask && (((1 << xcc_id) & adev->gfx.xcc_mask) == 0)) { in amdgpu_virt_rlcg_reg_rw()
1028 reg_access_ctrl = &adev->gfx.rlc.reg_access_ctrl[xcc_id]; in amdgpu_virt_rlcg_reg_rw()
1100 u32 acc_flags, u32 hwip, u32 xcc_id) in amdgpu_sriov_wreg() argument
1109 amdgpu_virt_rlcg_reg_rw(adev, offset, value, rlcg_flag, xcc_id); in amdgpu_sriov_wreg()
1120 u32 offset, u32 acc_flags, u32 hwip, u32 xcc_id) in amdgpu_sriov_rreg() argument
1129 return amdgpu_virt_rlcg_reg_rw(adev, offset, 0, rlcg_flag, xcc_id); in amdgpu_sriov_rreg()
H A Dgmc_v9_0.c559 int ret, xcc_id = 0; in gmc_v9_0_process_interrupt() local
576 xcc_id = adev->gfx.funcs->ih_node_to_logical_xcc(adev, in gmc_v9_0_process_interrupt()
578 if (xcc_id < 0) in gmc_v9_0_process_interrupt()
579 xcc_id = 0; in gmc_v9_0_process_interrupt()
581 vmhub = xcc_id; in gmc_v9_0_process_interrupt()
1860 int num_xcc, xcc_id; in gmc_v9_0_init_acpi_mem_ranges() local
1866 for_each_inst(xcc_id, xcc_mask) { in gmc_v9_0_init_acpi_mem_ranges()
1867 ret = amdgpu_acpi_get_mem_info(adev, xcc_id, &numa_info); in gmc_v9_0_init_acpi_mem_ranges()
H A Dsoc15.h110 u32 me, u32 pipe, u32 queue, u32 vmid, int xcc_id);
H A Damdgpu.h1225 uint32_t xcc_id);
1234 uint32_t xcc_id);
1236 uint32_t reg, uint32_t v, uint32_t xcc_id);
1539 int amdgpu_acpi_get_mem_info(struct amdgpu_device *adev, int xcc_id,
1554 int xcc_id, in amdgpu_acpi_get_mem_info() argument
H A Dgfx_v12_0.c230 u32 sh_num, u32 instance, int xcc_id);
240 static void gfx_v12_0_set_safe_mode(struct amdgpu_device *adev, int xcc_id);
241 static void gfx_v12_0_unset_safe_mode(struct amdgpu_device *adev, int xcc_id);
798 uint32_t xcc_id, in gfx_v12_0_read_wave_data() argument
835 uint32_t xcc_id, uint32_t simd, in gfx_v12_0_read_wave_sgprs() argument
847 uint32_t xcc_id, uint32_t simd, in gfx_v12_0_read_wave_vgprs() argument
858 u32 me, u32 pipe, u32 q, u32 vm, u32 xcc_id) in gfx_v12_0_select_me_pipe_q() argument
1326 int xcc_id = 0; in gfx_v12_0_sw_init() local
1441 r = amdgpu_gfx_kiq_init_ring(adev, xcc_id); in gfx_v12_0_sw_init()
1530 u32 sh_num, u32 instance, int xcc_id) in gfx_v12_0_select_se_sh() argument
[all …]
H A Damdgpu_mes.h260 uint32_t xcc_id; member
H A Dgfx_v9_0.c897 static void gfx_v9_0_set_safe_mode(struct amdgpu_device *adev, int xcc_id);
898 static void gfx_v9_0_unset_safe_mode(struct amdgpu_device *adev, int xcc_id);
1019 uint32_t xcc_id, uint32_t vmid) in gfx_v9_0_kiq_reset_hw_queue() argument
1025 amdgpu_gfx_rlc_enter_safe_mode(adev, xcc_id); in gfx_v9_0_kiq_reset_hw_queue()
1047 amdgpu_gfx_rlc_exit_safe_mode(adev, xcc_id); in gfx_v9_0_kiq_reset_hw_queue()
1943 static void gfx_v9_0_read_wave_data(struct amdgpu_device *adev, uint32_t xcc_id, uint32_t simd, uin… in gfx_v9_0_read_wave_data() argument
1964 static void gfx_v9_0_read_wave_sgprs(struct amdgpu_device *adev, uint32_t xcc_id, uint32_t simd, in gfx_v9_0_read_wave_sgprs() argument
1973 static void gfx_v9_0_read_wave_vgprs(struct amdgpu_device *adev, uint32_t xcc_id, uint32_t simd, in gfx_v9_0_read_wave_vgprs() argument
1984 u32 me, u32 pipe, u32 q, u32 vm, u32 xcc_id) in gfx_v9_0_select_me_pipe_q() argument
2204 int xcc_id = 0; in gfx_v9_0_sw_init() local
[all …]
H A Damdgpu_device.c668 uint32_t xcc_id) in amdgpu_device_xcc_rreg() argument
682 ret = amdgpu_virt_rlcg_reg_rw(adev, reg, 0, rlcg_flag, GET_INST(GC, xcc_id)); in amdgpu_device_xcc_rreg()
686 ret = amdgpu_kiq_rreg(adev, reg, xcc_id); in amdgpu_device_xcc_rreg()
769 uint32_t xcc_id) in amdgpu_mm_wreg_mmio_rlc() argument
778 return amdgpu_sriov_wreg(adev, reg, v, 0, 0, xcc_id); in amdgpu_mm_wreg_mmio_rlc()
799 uint32_t acc_flags, uint32_t xcc_id) in amdgpu_device_xcc_wreg() argument
813 amdgpu_virt_rlcg_reg_rw(adev, reg, v, rlcg_flag, GET_INST(GC, xcc_id)); in amdgpu_device_xcc_wreg()
817 amdgpu_kiq_wreg(adev, reg, v, xcc_id); in amdgpu_device_xcc_wreg()
H A Dgfx_v11_0.c278 u32 sh_num, u32 instance, int xcc_id);
289 static void gfx_v11_0_set_safe_mode(struct amdgpu_device *adev, int xcc_id);
290 static void gfx_v11_0_unset_safe_mode(struct amdgpu_device *adev, int xcc_id);
971 static void gfx_v11_0_read_wave_data(struct amdgpu_device *adev, uint32_t xcc_id, uint32_t simd, ui… in gfx_v11_0_read_wave_data() argument
997 static void gfx_v11_0_read_wave_sgprs(struct amdgpu_device *adev, uint32_t xcc_id, uint32_t simd, in gfx_v11_0_read_wave_sgprs() argument
1008 static void gfx_v11_0_read_wave_vgprs(struct amdgpu_device *adev, uint32_t xcc_id, uint32_t simd, in gfx_v11_0_read_wave_vgprs() argument
1019 u32 me, u32 pipe, u32 q, u32 vm, u32 xcc_id) in gfx_v11_0_select_me_pipe_q() argument
1542 int xcc_id = 0; in gfx_v11_0_sw_init() local
1676 r = amdgpu_gfx_kiq_init_ring(adev, xcc_id); in gfx_v11_0_sw_init()
1770 u32 sh_num, u32 instance, int xcc_id) in gfx_v11_0_select_se_sh() argument
[all …]
H A Dsoc15.c341 u32 me, u32 pipe, u32 queue, u32 vmid, int xcc_id) in soc15_grbm_select() argument
349 WREG32_SOC15_RLC_SHADOW(GC, xcc_id, mmGRBM_GFX_CNTL, grbm_gfx_cntl); in soc15_grbm_select()
H A Damdgpu_ring.h262 u32 xcc_id; member
H A Dgfx_v7_0.c1551 int xcc_id) in gfx_v7_0_select_se_sh() argument
3324 static void gfx_v7_0_set_safe_mode(struct amdgpu_device *adev, int xcc_id) in gfx_v7_0_set_safe_mode() argument
3346 static void gfx_v7_0_unset_safe_mode(struct amdgpu_device *adev, int xcc_id) in gfx_v7_0_unset_safe_mode() argument
4074 static void gfx_v7_0_read_wave_data(struct amdgpu_device *adev, uint32_t xcc_id, uint32_t simd, uin… in gfx_v7_0_read_wave_data() argument
4099 static void gfx_v7_0_read_wave_sgprs(struct amdgpu_device *adev, uint32_t xcc_id, uint32_t simd, in gfx_v7_0_read_wave_sgprs() argument
4109 u32 me, u32 pipe, u32 q, u32 vm, u32 xcc_id) in gfx_v7_0_select_me_pipe_q() argument
/linux/drivers/gpu/drm/amd/amdkfd/
H A Dkfd_mqd_manager_v9.c572 int xcc_id, err, inst = 0; in hiq_load_mqd_kiq_v9_4_3() local
576 for_each_inst(xcc_id, xcc_mask) { in hiq_load_mqd_kiq_v9_4_3()
580 p->doorbell_off, xcc_id); in hiq_load_mqd_kiq_v9_4_3()
596 int xcc_id, err, inst = 0; in destroy_hiq_mqd_v9_4_3() local
601 for_each_inst(xcc_id, xcc_mask) { in destroy_hiq_mqd_v9_4_3()
607 err = amdgpu_amdkfd_unmap_hiq(mm->dev->adev, doorbell_off, xcc_id); in destroy_hiq_mqd_v9_4_3()
622 int inst = 0, xcc_id; in check_preemption_failed_v9_4_3() local
626 for_each_inst(xcc_id, xcc_mask) { in check_preemption_failed_v9_4_3()
752 int xcc_id, err, inst = 0; in destroy_mqd_v9_4_3() local
760 for_each_inst(xcc_id, xcc_mask) { in destroy_mqd_v9_4_3()
[all …]
H A Dkfd_device_queue_manager.c145 int xcc_id; in program_sh_mem_settings() local
147 for_each_inst(xcc_id, xcc_mask) in program_sh_mem_settings()
151 qpd->sh_mem_bases, xcc_id); in program_sh_mem_settings()
486 int xcc_id; in program_trap_handler_settings() local
489 for_each_inst(xcc_id, xcc_mask) in program_trap_handler_settings()
492 qpd->tma_addr, xcc_id); in program_trap_handler_settings()
759 int xcc_id; in dbgdev_wave_reset_wavefronts() local
804 for_each_inst(xcc_id, xcc_mask) in dbgdev_wave_reset_wavefronts()
807 reg_sq_cmd.u32All, xcc_id); in dbgdev_wave_reset_wavefronts()
1430 int xcc_id, ret; in set_pasid_vmid_mapping() local
[all …]
H A Dkfd_device_queue_manager.h224 int xcc_id; member
H A Dkfd_debug.c449 int xcc_id, r = kfd_dbg_get_dev_watch_id(pdd, watch_id); in kfd_dbg_trap_set_dev_address_watch() local
464 for_each_inst(xcc_id, xcc_mask) in kfd_dbg_trap_set_dev_address_watch()
472 xcc_id); in kfd_dbg_trap_set_dev_address_watch()
/linux/drivers/gpu/drm/amd/pm/swsmu/smu13/
H A Dsmu_v13_0_6_ppt.c962 int xcc_id; in smu_v13_0_6_get_smu_metrics_data() local
973 xcc_id = GET_INST(GC, 0); in smu_v13_0_6_get_smu_metrics_data()
974 *value = SMUQ10_ROUND(GET_METRIC_FIELD(GfxclkFrequency)[xcc_id]); in smu_v13_0_6_get_smu_metrics_data()
2306 int ret = 0, xcc_id, inst, i, j; in smu_v13_0_6_get_gpu_metrics() local
2342 xcc_id = GET_INST(GC, i); in smu_v13_0_6_get_gpu_metrics()
2343 if (xcc_id >= 0) in smu_v13_0_6_get_gpu_metrics()
2345 SMUQ10_ROUND(GET_METRIC_FIELD(GfxclkFrequency)[xcc_id]); in smu_v13_0_6_get_gpu_metrics()

12