Home
last modified time | relevance | path

Searched refs:wptr_offs (Results 1 – 14 of 14) sorted by relevance

/linux/drivers/gpu/drm/amd/amdgpu/
H A Damdgpu_ih.c75 unsigned wptr_offs, rptr_offs; in amdgpu_ih_ring_init() local
77 r = amdgpu_device_wb_get(adev, &wptr_offs); in amdgpu_ih_ring_init()
83 amdgpu_device_wb_free(adev, wptr_offs); in amdgpu_ih_ring_init()
93 amdgpu_device_wb_free(adev, wptr_offs); in amdgpu_ih_ring_init()
97 ih->wptr_addr = adev->wb.gpu_addr + wptr_offs * 4; in amdgpu_ih_ring_init()
98 ih->wptr_cpu = &adev->wb.wb[wptr_offs]; in amdgpu_ih_ring_init()
H A Damdgpu_ring.c259 ring->wptr_offs = amdgpu_mes_ctx_get_offs(ring, in amdgpu_ring_init()
274 r = amdgpu_device_wb_get(adev, &ring->wptr_offs); in amdgpu_ring_init()
310 amdgpu_ring_get_gpu_addr(ring, ring->wptr_offs); in amdgpu_ring_init()
312 amdgpu_ring_get_cpu_addr(ring, ring->wptr_offs); in amdgpu_ring_init()
403 amdgpu_device_wb_free(ring->adev, ring->wptr_offs); in amdgpu_ring_fini()
H A Dsdma_v4_4_2.c237 wptr = READ_ONCE(*((u64 *)&adev->wb.wb[ring->wptr_offs])); in sdma_v4_4_2_ring_get_wptr()
263 u64 *wb = (u64 *)&adev->wb.wb[ring->wptr_offs]; in sdma_v4_4_2_ring_set_wptr()
269 ring->wptr_offs, in sdma_v4_4_2_ring_set_wptr()
306 wptr = READ_ONCE(*((u64 *)&adev->wb.wb[ring->wptr_offs])); in sdma_v4_4_2_page_ring_get_wptr()
328 u64 *wb = (u64 *)&adev->wb.wb[ring->wptr_offs]; in sdma_v4_4_2_page_ring_set_wptr()
729 wptr_gpu_addr = adev->wb.gpu_addr + (ring->wptr_offs * 4); in sdma_v4_4_2_gfx_resume()
818 wptr_gpu_addr = adev->wb.gpu_addr + (ring->wptr_offs * 4); in sdma_v4_4_2_page_resume()
H A Djpeg_v4_0_3.c632 return adev->wb.wb[ring->wptr_offs]; in jpeg_v4_0_3_dec_ring_get_wptr()
659 adev->wb.wb[ring->wptr_offs] = lower_32_bits(ring->wptr); in jpeg_v4_0_3_dec_ring_set_wptr()
H A Damdgpu_ring.h275 unsigned wptr_offs; member
H A Dgfx_v9_4_3.c201 uint64_t wptr_addr = adev->wb.gpu_addr + (ring->wptr_offs * 4); in gfx_v9_4_3_kiq_map_queues()
1904 wb_gpu_addr = adev->wb.gpu_addr + (ring->wptr_offs * 4); in gfx_v9_4_3_xcc_mqd_init()
2169 atomic64_set((atomic64_t *)&adev->wb.wb[ring->wptr_offs], 0); in gfx_v9_4_3_xcc_kcq_init_queue()
2961 wptr = atomic64_read((atomic64_t *)&ring->adev->wb.wb[ring->wptr_offs]); in gfx_v9_4_3_ring_get_wptr_compute()
2973 atomic64_set((atomic64_t *)&adev->wb.wb[ring->wptr_offs], ring->wptr); in gfx_v9_4_3_ring_set_wptr_compute()
H A Dsdma_v7_0.c241 ring->wptr_offs, in sdma_v7_0_ring_set_wptr()
H A Dsdma_v6_0.c212 ring->wptr_offs, in sdma_v6_0_ring_set_wptr()
H A Damdgpu_mes.c1094 ring->mes_ctx->meta_data_mc_addr + ring->wptr_offs; in amdgpu_mes_ring_to_queue_props()
H A Dsdma_v5_2.c219 ring->wptr_offs, in sdma_v5_2_ring_set_wptr()
H A Dsdma_v5_0.c409 ring->wptr_offs, in sdma_v5_0_ring_set_wptr()
H A Dsdma_v4_0.c710 ring->wptr_offs, in sdma_v4_0_ring_set_wptr()
/linux/drivers/gpu/drm/radeon/
H A Dcik.c4164 wptr = rdev->wb.wb[ring->wptr_offs/4]; in cik_compute_get_wptr()
4180 rdev->wb.wb[ring->wptr_offs/4] = ring->wptr; in cik_compute_set_wptr()
8413 ring->wptr_offs = CIK_WB_CP1_WPTR_OFFSET; in cik_startup()
8425 ring->wptr_offs = CIK_WB_CP2_WPTR_OFFSET; in cik_startup()
H A Dradeon.h821 unsigned wptr_offs; member