Home
last modified time | relevance | path

Searched refs:wptr (Results 1 – 25 of 64) sorted by relevance

123

/linux/drivers/media/platform/amphion/
H A Dvpu_rpc.c39 ptr1 = desc->wptr; in vpu_rpc_check_buffer_space()
43 ptr2 = desc->wptr; in vpu_rpc_check_buffer_space()
61 u32 wptr; in vpu_rpc_send_cmd_buf() local
70 wptr = desc->wptr; in vpu_rpc_send_cmd_buf()
71 data = (u32 *)(shared->cmd_mem_vir + desc->wptr - desc->start); in vpu_rpc_send_cmd_buf()
76 wptr += 4; in vpu_rpc_send_cmd_buf()
78 if (wptr >= desc->end) { in vpu_rpc_send_cmd_buf()
79 wptr = desc->start; in vpu_rpc_send_cmd_buf()
85 wptr += 4; in vpu_rpc_send_cmd_buf()
87 if (wptr >= desc->end) { in vpu_rpc_send_cmd_buf()
[all …]
/linux/drivers/net/ppp/
H A Dbsd_comp.c579 unsigned char *wptr; in bsd_compress() local
585 if (wptr) \ in bsd_compress()
587 *wptr++ = (unsigned char) (v); \ in bsd_compress()
590 wptr = NULL; \ in bsd_compress()
629 wptr = obuf; in bsd_compress()
638 if (wptr) in bsd_compress()
640 *wptr++ = PPP_ADDRESS(rptr); in bsd_compress()
641 *wptr++ = PPP_CONTROL(rptr); in bsd_compress()
642 *wptr++ = 0; in bsd_compress()
643 *wptr++ = PPP_COMP; in bsd_compress()
[all …]
H A Dppp_deflate.c189 unsigned char *wptr; in z_compress() local
203 wptr = obuf; in z_compress()
208 wptr[0] = PPP_ADDRESS(rptr); in z_compress()
209 wptr[1] = PPP_CONTROL(rptr); in z_compress()
210 put_unaligned_be16(PPP_COMP, wptr + 2); in z_compress()
211 wptr += PPP_HDRLEN; in z_compress()
212 put_unaligned_be16(state->seqno, wptr); in z_compress()
213 wptr += DEFLATE_OVHD; in z_compress()
215 state->strm.next_out = wptr; in z_compress()
/linux/drivers/gpu/drm/amd/amdgpu/
H A Diceland_ih.c196 u32 wptr, tmp; in iceland_ih_get_wptr() local
198 wptr = le32_to_cpu(*ih->wptr_cpu); in iceland_ih_get_wptr()
203 if (!REG_GET_FIELD(wptr, IH_RB_WPTR, RB_OVERFLOW)) in iceland_ih_get_wptr()
207 wptr = RREG32(mmIH_RB_WPTR); in iceland_ih_get_wptr()
209 if (!REG_GET_FIELD(wptr, IH_RB_WPTR, RB_OVERFLOW)) in iceland_ih_get_wptr()
212 wptr = REG_SET_FIELD(wptr, IH_RB_WPTR, RB_OVERFLOW, 0); in iceland_ih_get_wptr()
218 wptr, ih->rptr, (wptr + 16) & ih->ptr_mask); in iceland_ih_get_wptr()
219 ih->rptr = (wptr + 16) & ih->ptr_mask; in iceland_ih_get_wptr()
231 return (wptr & ih->ptr_mask); in iceland_ih_get_wptr()
H A Dcz_ih.c196 u32 wptr, tmp; in cz_ih_get_wptr() local
198 wptr = le32_to_cpu(*ih->wptr_cpu); in cz_ih_get_wptr()
203 if (!REG_GET_FIELD(wptr, IH_RB_WPTR, RB_OVERFLOW)) in cz_ih_get_wptr()
207 wptr = RREG32(mmIH_RB_WPTR); in cz_ih_get_wptr()
209 if (!REG_GET_FIELD(wptr, IH_RB_WPTR, RB_OVERFLOW)) in cz_ih_get_wptr()
212 wptr = REG_SET_FIELD(wptr, IH_RB_WPTR, RB_OVERFLOW, 0); in cz_ih_get_wptr()
219 wptr, ih->rptr, (wptr + 16) & ih->ptr_mask); in cz_ih_get_wptr()
220 ih->rptr = (wptr + 16) & ih->ptr_mask; in cz_ih_get_wptr()
232 return (wptr & ih->ptr_mask); in cz_ih_get_wptr()
H A Dsi_ih.c114 u32 wptr, tmp; in si_ih_get_wptr() local
116 wptr = le32_to_cpu(*ih->wptr_cpu); in si_ih_get_wptr()
121 if (wptr & IH_RB_WPTR__RB_OVERFLOW_MASK) { in si_ih_get_wptr()
122 wptr &= ~IH_RB_WPTR__RB_OVERFLOW_MASK; in si_ih_get_wptr()
124 wptr, ih->rptr, (wptr + 16) & ih->ptr_mask); in si_ih_get_wptr()
125 ih->rptr = (wptr + 16) & ih->ptr_mask; in si_ih_get_wptr()
138 return (wptr & ih->ptr_mask); in si_ih_get_wptr()
H A Dcik_ih.c194 u32 wptr, tmp; in cik_ih_get_wptr() local
196 wptr = le32_to_cpu(*ih->wptr_cpu); in cik_ih_get_wptr()
201 if (wptr & IH_RB_WPTR__RB_OVERFLOW_MASK) { in cik_ih_get_wptr()
202 wptr &= ~IH_RB_WPTR__RB_OVERFLOW_MASK; in cik_ih_get_wptr()
208 wptr, ih->rptr, (wptr + 16) & ih->ptr_mask); in cik_ih_get_wptr()
209 ih->rptr = (wptr + 16) & ih->ptr_mask; in cik_ih_get_wptr()
222 return (wptr & ih->ptr_mask); in cik_ih_get_wptr()
H A Damdgpu_ring_mux.c213 void amdgpu_ring_mux_set_wptr(struct amdgpu_ring_mux *mux, struct amdgpu_ring *ring, u64 wptr) in amdgpu_ring_mux_set_wptr() argument
239 e->sw_wptr = wptr; in amdgpu_ring_mux_set_wptr()
240 e->start_ptr_in_hw_ring = mux->real_ring->wptr; in amdgpu_ring_mux_set_wptr()
243 if (ring->hw_prio > AMDGPU_RING_PRIO_DEFAULT || mux->wptr_resubmit < wptr) { in amdgpu_ring_mux_set_wptr()
244 amdgpu_ring_mux_copy_pkt_from_sw_ring(mux, ring, e->sw_cptr, wptr); in amdgpu_ring_mux_set_wptr()
245 e->end_ptr_in_hw_ring = mux->real_ring->wptr; in amdgpu_ring_mux_set_wptr()
248 e->end_ptr_in_hw_ring = mux->real_ring->wptr; in amdgpu_ring_mux_set_wptr()
340 amdgpu_ring_mux_set_wptr(mux, ring, ring->wptr); in amdgpu_sw_ring_set_wptr_gfx()
428 offset = ring->wptr & ring->buf_mask; in amdgpu_sw_ring_ib_mark_offset()
454 chunk->start = ring->wptr; in amdgpu_ring_mux_start_ib()
[all …]
H A Dih_v6_1.c409 u32 wptr, tmp; in ih_v6_1_get_wptr() local
412 wptr = le32_to_cpu(*ih->wptr_cpu); in ih_v6_1_get_wptr()
415 if (!REG_GET_FIELD(wptr, IH_RB_WPTR, RB_OVERFLOW)) in ih_v6_1_get_wptr()
418 wptr = RREG32_NO_KIQ(ih_regs->ih_rb_wptr); in ih_v6_1_get_wptr()
419 if (!REG_GET_FIELD(wptr, IH_RB_WPTR, RB_OVERFLOW)) in ih_v6_1_get_wptr()
421 wptr = REG_SET_FIELD(wptr, IH_RB_WPTR, RB_OVERFLOW, 0); in ih_v6_1_get_wptr()
427 tmp = (wptr + 32) & ih->ptr_mask; in ih_v6_1_get_wptr()
430 wptr, ih->rptr, tmp); in ih_v6_1_get_wptr()
444 return (wptr & ih->ptr_mask); in ih_v6_1_get_wptr()
512 uint32_t wptr = cpu_to_le32(entry->src_data[0]); in ih_v6_1_self_irq() local
[all …]
H A Dvcn_v3_0.c387 ring->wptr = 0; in vcn_v3_0_hw_init()
400 ring->wptr = 0; in vcn_v3_0_hw_init()
1170 ring->wptr = RREG32_SOC15(VCN, inst_idx, mmUVD_RBC_RB_RPTR); in vcn_v3_0_start_dpg_mode()
1172 lower_32_bits(ring->wptr)); in vcn_v3_0_start_dpg_mode()
1176 fw_shared->rb.wptr = lower_32_bits(ring->wptr); in vcn_v3_0_start_dpg_mode()
1350 ring->wptr = RREG32_SOC15(VCN, i, mmUVD_RBC_RB_RPTR); in vcn_v3_0_start()
1352 lower_32_bits(ring->wptr)); in vcn_v3_0_start()
1353 fw_shared->rb.wptr = lower_32_bits(ring->wptr); in vcn_v3_0_start()
1360 WREG32_SOC15(VCN, i, mmUVD_RB_RPTR, lower_32_bits(ring->wptr)); in vcn_v3_0_start()
1361 WREG32_SOC15(VCN, i, mmUVD_RB_WPTR, lower_32_bits(ring->wptr)); in vcn_v3_0_start()
[all …]
H A Dvcn_v2_0.c984 ring->wptr = RREG32_SOC15(UVD, 0, mmUVD_RBC_RB_RPTR); in vcn_v2_0_start_dpg_mode()
986 lower_32_bits(ring->wptr)); in vcn_v2_0_start_dpg_mode()
1149 ring->wptr = RREG32_SOC15(UVD, 0, mmUVD_RBC_RB_RPTR); in vcn_v2_0_start()
1151 lower_32_bits(ring->wptr)); in vcn_v2_0_start()
1156 WREG32_SOC15(UVD, 0, mmUVD_RB_RPTR, lower_32_bits(ring->wptr)); in vcn_v2_0_start()
1157 WREG32_SOC15(UVD, 0, mmUVD_RB_WPTR, lower_32_bits(ring->wptr)); in vcn_v2_0_start()
1165 WREG32_SOC15(UVD, 0, mmUVD_RB_RPTR2, lower_32_bits(ring->wptr)); in vcn_v2_0_start()
1166 WREG32_SOC15(UVD, 0, mmUVD_RB_WPTR2, lower_32_bits(ring->wptr)); in vcn_v2_0_start()
1328 ring->wptr = 0; in vcn_v2_0_pause_dpg_mode()
1332 WREG32_SOC15(UVD, 0, mmUVD_RB_RPTR, lower_32_bits(ring->wptr)); in vcn_v2_0_pause_dpg_mode()
[all …]
H A Dvce_v2_0.c99 WREG32(mmVCE_RB_WPTR, lower_32_bits(ring->wptr)); in vce_v2_0_ring_set_wptr()
101 WREG32(mmVCE_RB_WPTR2, lower_32_bits(ring->wptr)); in vce_v2_0_ring_set_wptr()
249 WREG32(mmVCE_RB_RPTR, lower_32_bits(ring->wptr)); in vce_v2_0_start()
250 WREG32(mmVCE_RB_WPTR, lower_32_bits(ring->wptr)); in vce_v2_0_start()
256 WREG32(mmVCE_RB_RPTR2, lower_32_bits(ring->wptr)); in vce_v2_0_start()
257 WREG32(mmVCE_RB_WPTR2, lower_32_bits(ring->wptr)); in vce_v2_0_start()
H A Damdgpu_amdkfd_gfx_v10_3.c181 uint32_t __user *wptr, uint32_t wptr_shift, in hqd_load_v10_3() argument
222 if (wptr) { in hqd_load_v10_3()
254 lower_32_bits((uint64_t)wptr)); in hqd_load_v10_3()
256 upper_32_bits((uint64_t)wptr)); in hqd_load_v10_3()
360 uint32_t __user *wptr, struct mm_struct *mm) in hqd_sdma_load_v10_3() argument
367 uint64_t __user *wptr64 = (uint64_t __user *)wptr; in hqd_sdma_load_v10_3()
H A Dvce_v1_0.c112 WREG32(mmVCE_RB_WPTR, lower_32_bits(ring->wptr)); in vce_v1_0_ring_set_wptr()
114 WREG32(mmVCE_RB_WPTR2, lower_32_bits(ring->wptr)); in vce_v1_0_ring_set_wptr()
399 WREG32(mmVCE_RB_RPTR, lower_32_bits(ring->wptr)); in vce_v1_0_start()
400 WREG32(mmVCE_RB_WPTR, lower_32_bits(ring->wptr)); in vce_v1_0_start()
406 WREG32(mmVCE_RB_RPTR2, lower_32_bits(ring->wptr)); in vce_v1_0_start()
407 WREG32(mmVCE_RB_WPTR2, lower_32_bits(ring->wptr)); in vce_v1_0_start()
/linux/drivers/gpu/drm/amd/amdkfd/
H A Dkfd_kernel_queue.c206 uint32_t wptr, rptr; in kq_acquire_packet_buffer() local
216 wptr = kq->pending_wptr; in kq_acquire_packet_buffer()
222 pr_debug("wptr: %d\n", wptr); in kq_acquire_packet_buffer()
225 available_size = (rptr + queue_size_dwords - 1 - wptr) % in kq_acquire_packet_buffer()
236 if (wptr + packet_size_in_dwords >= queue_size_dwords) { in kq_acquire_packet_buffer()
244 while (wptr > 0) { in kq_acquire_packet_buffer()
245 queue_address[wptr] = kq->nop_packet; in kq_acquire_packet_buffer()
246 wptr = (wptr + 1) % queue_size_dwords; in kq_acquire_packet_buffer()
251 *buffer_ptr = &queue_address[wptr]; in kq_acquire_packet_buffer()
252 kq->pending_wptr = wptr + packet_size_in_dwords; in kq_acquire_packet_buffer()
/linux/drivers/crypto/ccp/
H A Dtee-dev.c128 tee->rb_mgr.wptr = 0; in tee_init_ring()
257 (tee->rb_mgr.ring_start + tee->rb_mgr.wptr); in tee_submit_cmd()
264 if (!(tee->rb_mgr.wptr + sizeof(struct tee_ring_cmd) == rptr || in tee_submit_cmd()
269 rptr, tee->rb_mgr.wptr); in tee_submit_cmd()
279 (tee->rb_mgr.wptr + sizeof(struct tee_ring_cmd) == rptr || in tee_submit_cmd()
282 rptr, tee->rb_mgr.wptr, cmd->flag); in tee_submit_cmd()
305 tee->rb_mgr.wptr += sizeof(struct tee_ring_cmd); in tee_submit_cmd()
306 if (tee->rb_mgr.wptr >= tee->rb_mgr.ring_size) in tee_submit_cmd()
307 tee->rb_mgr.wptr = 0; in tee_submit_cmd()
310 iowrite32(tee->rb_mgr.wptr, tee->io_regs + tee->vdata->ring_wptr_reg); in tee_submit_cmd()
/linux/drivers/net/ethernet/tehuti/
H A Dtehuti.c171 f->wptr = 0; in bdx_fifo_init()
1101 rxfd = (struct rxf_desc *)(f->m.va + f->m.wptr); in bdx_rx_alloc_skbs()
1109 f->m.wptr += sizeof(struct rxf_desc); in bdx_rx_alloc_skbs()
1110 delta = f->m.wptr - f->m.memsz; in bdx_rx_alloc_skbs()
1112 f->m.wptr = delta; in bdx_rx_alloc_skbs()
1121 WRITE_REG(priv, f->m.reg_WPTR, f->m.wptr & TXF_WPTR_WR_PTR); in bdx_rx_alloc_skbs()
1156 rxfd = (struct rxf_desc *)(f->m.va + f->m.wptr); in bdx_recycle_skb()
1164 f->m.wptr += sizeof(struct rxf_desc); in bdx_recycle_skb()
1165 delta = f->m.wptr - f->m.memsz; in bdx_recycle_skb()
1167 f->m.wptr = delta; in bdx_recycle_skb()
[all …]
H A Dtn40.c54 f->wptr = 0; in tn40_fifo_alloc()
212 rxfd = (struct tn40_rxf_desc *)(f->m.va + f->m.wptr); in tn40_set_rx_desc()
218 f->m.wptr += sizeof(struct tn40_rxf_desc); in tn40_set_rx_desc()
219 delta = f->m.wptr - f->m.memsz; in tn40_set_rx_desc()
221 f->m.wptr = delta; in tn40_set_rx_desc()
261 f->m.wptr & TN40_TXF_WPTR_WR_PTR); in tn40_rx_alloc_buffers()
263 f->m.reg_wptr, f->m.wptr & TN40_TXF_WPTR_WR_PTR); in tn40_rx_alloc_buffers()
281 tn40_write_reg(priv, f->m.reg_wptr, f->m.wptr & TN40_TXF_WPTR_WR_PTR); in tn40_recycle_rx_buffer()
296 f->m.wptr = tn40_read_reg(priv, f->m.reg_wptr) & TN40_TXF_WPTR_WR_PTR; in tn40_rx_receive()
297 size = f->m.wptr - f->m.rptr; in tn40_rx_receive()
[all …]
/linux/drivers/gpu/drm/nouveau/nvkm/subdev/gsp/rm/r535/
H A Drpc.c153 u32 wptr = *gsp->msgq.wptr; in r535_gsp_msgq_wait() local
155 used = wptr + gsp->msgq.cnt - rptr; in r535_gsp_msgq_wait()
361 u32 wptr, size, step, len; in r535_gsp_cmdq_push() local
377 wptr = *gsp->cmdq.wptr; in r535_gsp_cmdq_push()
380 free = *gsp->cmdq.rptr + gsp->cmdq.cnt - wptr - 1; in r535_gsp_cmdq_push()
394 cqe = (void *)((u8 *)gsp->shm.cmdq.ptr + 0x1000 + wptr * 0x1000); in r535_gsp_cmdq_push()
395 step = min_t(u32, free, (gsp->cmdq.cnt - wptr)); in r535_gsp_cmdq_push()
400 wptr += DIV_ROUND_UP(size, 0x1000); in r535_gsp_cmdq_push()
401 if (wptr == gsp->cmdq.cnt) in r535_gsp_cmdq_push()
402 wptr = 0; in r535_gsp_cmdq_push()
[all …]
/linux/drivers/gpu/drm/radeon/
H A Dvce_v1_0.c98 WREG32(VCE_RB_WPTR, ring->wptr); in vce_v1_0_set_wptr()
100 WREG32(VCE_RB_WPTR2, ring->wptr); in vce_v1_0_set_wptr()
298 WREG32(VCE_RB_RPTR, ring->wptr); in vce_v1_0_start()
299 WREG32(VCE_RB_WPTR, ring->wptr); in vce_v1_0_start()
305 WREG32(VCE_RB_RPTR2, ring->wptr); in vce_v1_0_start()
306 WREG32(VCE_RB_WPTR2, ring->wptr); in vce_v1_0_start()
H A Dni_dma.c110 WREG32(reg, (ring->wptr << 2) & 0x3fffc); in cayman_dma_set_wptr()
128 u32 next_rptr = ring->wptr + 4; in cayman_dma_ring_ib_execute()
141 while ((ring->wptr & 7) != 5) in cayman_dma_ring_ib_execute()
242 ring->wptr = 0; in cayman_dma_resume()
243 WREG32(DMA_RB_WPTR + reg_offset, ring->wptr << 2); in cayman_dma_resume()
H A Dr600_dma.c88 WREG32(DMA_RB_WPTR, (ring->wptr << 2) & 0x3fffc); in r600_dma_set_wptr()
166 ring->wptr = 0; in r600_dma_resume()
167 WREG32(DMA_RB_WPTR, ring->wptr << 2); in r600_dma_resume()
409 u32 next_rptr = ring->wptr + 4; in r600_dma_ring_ib_execute()
422 while ((ring->wptr & 7) != 5) in r600_dma_ring_ib_execute()
H A Devergreen_dma.c72 u32 next_rptr = ring->wptr + 4; in evergreen_dma_ring_ib_execute()
85 while ((ring->wptr & 7) != 5) in evergreen_dma_ring_ib_execute()
/linux/Documentation/admin-guide/blockdev/
H A Dzoned_loop.rst171 …start: 0x000000000, len 0x020000, cap 0x020000, wptr 0x000000 reset:0 non-seq:0, zcond: 0(nw) [typ…
172 …start: 0x000020000, len 0x020000, cap 0x020000, wptr 0x000000 reset:0 non-seq:0, zcond: 0(nw) [typ…
173 …start: 0x000040000, len 0x020000, cap 0x020000, wptr 0x000000 reset:0 non-seq:0, zcond: 0(nw) [typ…
174 …start: 0x000060000, len 0x020000, cap 0x020000, wptr 0x000000 reset:0 non-seq:0, zcond: 0(nw) [typ…
175 …start: 0x000080000, len 0x020000, cap 0x020000, wptr 0x000000 reset:0 non-seq:0, zcond: 0(nw) [typ…
176 …start: 0x0000a0000, len 0x020000, cap 0x020000, wptr 0x000000 reset:0 non-seq:0, zcond: 0(nw) [typ…
177 …start: 0x0000c0000, len 0x020000, cap 0x020000, wptr 0x000000 reset:0 non-seq:0, zcond: 0(nw) [typ…
178 …start: 0x0000e0000, len 0x020000, cap 0x020000, wptr 0x000000 reset:0 non-seq:0, zcond: 0(nw) [typ…
179 …start: 0x000100000, len 0x020000, cap 0x01f800, wptr 0x000000 reset:0 non-seq:0, zcond: 1(em) [typ…
180 …start: 0x000120000, len 0x020000, cap 0x01f800, wptr 0x000000 reset:0 non-seq:0, zcond: 1(em) [typ…
/linux/drivers/gpu/drm/msm/adreno/
H A Da5xx_preempt.c43 uint32_t wptr; in update_wptr() local
49 wptr = get_wptr(ring); in update_wptr()
52 gpu_write(gpu, REG_A5XX_CP_RB_WPTR, wptr); in update_wptr()
149 a5xx_gpu->preempt[ring->id]->wptr = get_wptr(ring); in a5xx_preempt_trigger()
233 a5xx_gpu->preempt[i]->wptr = 0; in a5xx_preempt_hw_init()

123