Home
last modified time | relevance | path

Searched refs:wm_type (Results 1 – 4 of 4) sorted by relevance

/linux/drivers/gpu/drm/amd/display/dc/dml/dcn20/
H A Ddcn20_fpu.c771 .wm_type = WM_TYPE_PSTATE_CHG,
779 .wm_type = WM_TYPE_PSTATE_CHG,
787 .wm_type = WM_TYPE_PSTATE_CHG,
795 .wm_type = WM_TYPE_PSTATE_CHG,
808 .wm_type = WM_TYPE_PSTATE_CHG,
816 .wm_type = WM_TYPE_PSTATE_CHG,
824 .wm_type = WM_TYPE_PSTATE_CHG,
832 .wm_type = WM_TYPE_PSTATE_CHG,
845 .wm_type = WM_TYPE_PSTATE_CHG,
853 .wm_type = WM_TYPE_PSTATE_CHG,
[all …]
/linux/drivers/gpu/drm/amd/display/dc/
H A Ddm_pp_smu.h71 enum wm_type { enum
84 uint8_t wm_type; member
/linux/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn42/
H A Ddcn42_clk_mgr.c647 table->WatermarkRow[WM_DCFCLK][num_valid_sets].WmType = bw_params->wm_table.entries[i].wm_type; in dcn42_build_watermark_ranges()
725 clk_mgr_base->bw_params->wm_table.entries[i].wm_type = WM_TYPE_PSTATE_CHG; in dcn42_notify_wm_ranges()
/linux/drivers/gpu/drm/amd/display/dc/dml/dcn32/
H A Ddcn32_fpu.c216 clk_mgr->base.bw_params->wm_table.nv_entries[WM_A].pmfw_breakdown.wm_type = WATERMARKS_CLOCK_RANGE; in dcn32_build_wm_range_table_fpu()
228 clk_mgr->base.bw_params->wm_table.nv_entries[WM_B].pmfw_breakdown.wm_type = WATERMARKS_CLOCK_RANGE; in dcn32_build_wm_range_table_fpu()
241 …clk_mgr->base.bw_params->wm_table.nv_entries[WM_C].pmfw_breakdown.wm_type = WATERMARKS_DUMMY_PSTAT… in dcn32_build_wm_range_table_fpu()
262 clk_mgr->base.bw_params->wm_table.nv_entries[WM_D].pmfw_breakdown.wm_type = WATERMARKS_MALL; in dcn32_build_wm_range_table_fpu()