Home
last modified time | relevance | path

Searched refs:wave (Results 1 – 12 of 12) sorted by relevance

/linux/sound/pci/emu10k1/
H A Demu10k1.c76 struct snd_seq_device *wave = NULL; in snd_card_emu10k1_probe() local
151 sizeof(struct snd_emu10k1_synth_arg), &wave) < 0 || in snd_card_emu10k1_probe()
152 wave == NULL) { in snd_card_emu10k1_probe()
157 arg = SNDRV_SEQ_DEVICE_ARGPTR(wave); in snd_card_emu10k1_probe()
158 strscpy(wave->name, "Emu-10k1 Synth"); in snd_card_emu10k1_probe()
/linux/sound/pci/au88x0/
H A Dau88x0.c266 sizeof(snd_vortex_synth_arg_t), &wave) < 0 in __snd_vortex_probe()
267 || wave == NULL) { in __snd_vortex_probe()
272 arg = SNDRV_SEQ_DEVICE_ARGPTR(wave); in __snd_vortex_probe()
273 strscpy(wave->name, "Aureal Synth"); in __snd_vortex_probe()
/linux/Documentation/devicetree/bindings/clock/ti/davinci/
H A Dpll.txt18 - ti,clkmode-square-wave: Indicates that the board is supplying a square
19 wave input on the OSCIN pin instead of using a crystal oscillator.
61 ti,clkmode-square-wave;
/linux/drivers/gpu/drm/amd/amdgpu/
H A Dgfx_v6_0.c2943 static uint32_t wave_read_ind(struct amdgpu_device *adev, uint32_t simd, uint32_t wave, uint32_t ad… in wave_read_ind() argument
2946 (wave << SQ_IND_INDEX__WAVE_ID__SHIFT) | in wave_read_ind()
2954 uint32_t wave, uint32_t thread, in wave_read_regs() argument
2958 (wave << SQ_IND_INDEX__WAVE_ID__SHIFT) | in wave_read_regs()
2968 …data(struct amdgpu_device *adev, uint32_t xcc_id, uint32_t simd, uint32_t wave, uint32_t *dst, int… in gfx_v6_0_read_wave_data() argument
2972 dst[(*no_fields)++] = wave_read_ind(adev, simd, wave, ixSQ_WAVE_STATUS); in gfx_v6_0_read_wave_data()
2973 dst[(*no_fields)++] = wave_read_ind(adev, simd, wave, ixSQ_WAVE_PC_LO); in gfx_v6_0_read_wave_data()
2974 dst[(*no_fields)++] = wave_read_ind(adev, simd, wave, ixSQ_WAVE_PC_HI); in gfx_v6_0_read_wave_data()
2975 dst[(*no_fields)++] = wave_read_ind(adev, simd, wave, ixSQ_WAVE_EXEC_LO); in gfx_v6_0_read_wave_data()
2976 dst[(*no_fields)++] = wave_read_ind(adev, simd, wave, ixSQ_WAVE_EXEC_HI); in gfx_v6_0_read_wave_data()
[all …]
H A Dgfx_v7_0.c4012 static uint32_t wave_read_ind(struct amdgpu_device *adev, uint32_t simd, uint32_t wave, uint32_t ad… in wave_read_ind() argument
4015 (wave << SQ_IND_INDEX__WAVE_ID__SHIFT) | in wave_read_ind()
4023 uint32_t wave, uint32_t thread, in wave_read_regs() argument
4027 (wave << SQ_IND_INDEX__WAVE_ID__SHIFT) | in wave_read_regs()
4037 …data(struct amdgpu_device *adev, uint32_t xcc_id, uint32_t simd, uint32_t wave, uint32_t *dst, int… in gfx_v7_0_read_wave_data() argument
4041 dst[(*no_fields)++] = wave_read_ind(adev, simd, wave, ixSQ_WAVE_STATUS); in gfx_v7_0_read_wave_data()
4042 dst[(*no_fields)++] = wave_read_ind(adev, simd, wave, ixSQ_WAVE_PC_LO); in gfx_v7_0_read_wave_data()
4043 dst[(*no_fields)++] = wave_read_ind(adev, simd, wave, ixSQ_WAVE_PC_HI); in gfx_v7_0_read_wave_data()
4044 dst[(*no_fields)++] = wave_read_ind(adev, simd, wave, ixSQ_WAVE_EXEC_LO); in gfx_v7_0_read_wave_data()
4045 dst[(*no_fields)++] = wave_read_ind(adev, simd, wave, ixSQ_WAVE_EXEC_HI); in gfx_v7_0_read_wave_data()
[all …]
H A Damdgpu_umr.h50 u32 gpr_or_wave, se, sh, cu, wave, simd, xcc_id; member
H A Dgfx_v12_0.c815 static uint32_t wave_read_ind(struct amdgpu_device *adev, uint32_t wave, uint32_t address) in wave_read_ind() argument
818 (wave << SQ_IND_INDEX__WAVE_ID__SHIFT) | in wave_read_ind()
823 static void wave_read_regs(struct amdgpu_device *adev, uint32_t wave, in wave_read_regs() argument
828 (wave << SQ_IND_INDEX__WAVE_ID__SHIFT) | in wave_read_regs()
838 uint32_t simd, uint32_t wave, in gfx_v12_0_read_wave_data() argument
848 dst[(*no_fields)++] = wave_read_ind(adev, wave, ixSQ_WAVE_STATUS); in gfx_v12_0_read_wave_data()
849 dst[(*no_fields)++] = wave_read_ind(adev, wave, ixSQ_WAVE_PC_LO); in gfx_v12_0_read_wave_data()
850 dst[(*no_fields)++] = wave_read_ind(adev, wave, ixSQ_WAVE_PC_HI); in gfx_v12_0_read_wave_data()
851 dst[(*no_fields)++] = wave_read_ind(adev, wave, ixSQ_WAVE_EXEC_LO); in gfx_v12_0_read_wave_data()
852 dst[(*no_fields)++] = wave_read_ind(adev, wave, ixSQ_WAVE_EXEC_HI); in gfx_v12_0_read_wave_data()
[all …]
H A Dgfx_v11_0.c972 static uint32_t wave_read_ind(struct amdgpu_device *adev, uint32_t wave, uint32_t address) in wave_read_ind() argument
975 (wave << SQ_IND_INDEX__WAVE_ID__SHIFT) | in wave_read_ind()
980 static void wave_read_regs(struct amdgpu_device *adev, uint32_t wave, in wave_read_regs() argument
985 (wave << SQ_IND_INDEX__WAVE_ID__SHIFT) | in wave_read_regs()
993 …data(struct amdgpu_device *adev, uint32_t xcc_id, uint32_t simd, uint32_t wave, uint32_t *dst, int… in gfx_v11_0_read_wave_data() argument
1002 dst[(*no_fields)++] = wave_read_ind(adev, wave, ixSQ_WAVE_STATUS); in gfx_v11_0_read_wave_data()
1003 dst[(*no_fields)++] = wave_read_ind(adev, wave, ixSQ_WAVE_PC_LO); in gfx_v11_0_read_wave_data()
1004 dst[(*no_fields)++] = wave_read_ind(adev, wave, ixSQ_WAVE_PC_HI); in gfx_v11_0_read_wave_data()
1005 dst[(*no_fields)++] = wave_read_ind(adev, wave, ixSQ_WAVE_EXEC_LO); in gfx_v11_0_read_wave_data()
1006 dst[(*no_fields)++] = wave_read_ind(adev, wave, ixSQ_WAVE_EXEC_HI); in gfx_v11_0_read_wave_data()
[all …]
/linux/drivers/gpu/ipu-v3/
H A Dipu-dc.c120 int map, int wave, int glue, int sync, int stop) in dc_write_tmpl() argument
129 reg1 = sync | glue << 4 | ++wave << 11 | ((operand << 15) & 0xffff8000); in dc_write_tmpl()
132 reg1 = sync | glue << 4 | ++wave << 11 | ++map << 15 | ((operand << 20) & 0xfff00000); in dc_write_tmpl()
/linux/Documentation/devicetree/bindings/clock/
H A Dnvidia,tegra124-dfll.txt56 - nvidia,pwm-period-nanoseconds: period of PWM square wave in nanoseconds.
/linux/Documentation/virt/kvm/x86/
H A Dtimekeeping.rst103 This generates a high / low square wave. The count
112 which generates sine-like tones by low-pass filtering the square wave output.
253 bit 3 = Square wave interrupt enable
/linux/Documentation/driver-api/media/drivers/
H A Dvidtv.rst34 Elementary Stream, which in turn contains a SMPTE 302m encoded sine-wave.