Home
last modified time | relevance | path

Searched refs:wait_for (Results 1 – 10 of 10) sorted by relevance

/linux/fs/netfs/
H A Dfscache_cookie.c383 struct fscache_cookie *wait_for) in fscache_wait_on_collision() argument
385 enum fscache_cookie_state *statep = &wait_for->state; in fscache_wait_on_collision()
387 wait_var_event_timeout(statep, fscache_cookie_is_dropped(wait_for), in fscache_wait_on_collision()
389 if (!fscache_cookie_is_dropped(wait_for)) { in fscache_wait_on_collision()
391 candidate->debug_id, wait_for->debug_id); in fscache_wait_on_collision()
392 wait_var_event(statep, fscache_cookie_is_dropped(wait_for)); in fscache_wait_on_collision()
403 struct fscache_cookie *cursor, *wait_for = NULL; in fscache_hash_cookie() local
416 wait_for = fscache_get_cookie(cursor, in fscache_hash_cookie()
428 if (wait_for) { in fscache_hash_cookie()
429 fscache_wait_on_collision(candidate, wait_for); in fscache_hash_cookie()
[all …]
/linux/tools/testing/selftests/net/tcp_ao/
H A Drst.c194 ssize_t wait_for, time_t sec) in test_wait_fds() argument
244 wait_for--; in test_wait_fds()
249 wait_for--; in test_wait_fds()
252 } while (wait_for > 0); in test_wait_fds()
/linux/drivers/gpu/drm/gma500/
H A Dintel_gmbus.c55 #define wait_for(COND, MS) _wait_for(COND, MS, 1) macro
281 if (wait_for(GMBUS_REG_READ(GMBUS2 + reg_offset) & in gmbus_xfer()
310 if (wait_for(GMBUS_REG_READ(GMBUS2 + reg_offset) & in gmbus_xfer()
327 …if (i + 1 < num && wait_for(GMBUS_REG_READ(GMBUS2 + reg_offset) & (GMBUS_SATOER | GMBUS_HW_WAIT_PH… in gmbus_xfer()
H A Dcdv_intel_display.c128 #define wait_for(COND, MS) _wait_for(COND, MS, 1) macro
135 ret = wait_for((REG_READ(SB_PCKT) & SB_BUSY) == 0, 1000); in cdv_sb_read()
147 ret = wait_for((REG_READ(SB_PCKT) & SB_BUSY) == 0, 1000); in cdv_sb_read()
170 ret = wait_for((REG_READ(SB_PCKT) & SB_BUSY) == 0, 1000); in cdv_sb_write()
183 ret = wait_for((REG_READ(SB_PCKT) & SB_BUSY) == 0, 1000); in cdv_sb_write()
H A Dcdv_intel_dp.c247 #define wait_for(COND, MS) _wait_for(COND, MS, 1) macro
429 if (wait_for(((REG_READ(PP_STATUS) & idle_on_mask) == idle_on_mask), 1000)) { in cdv_intel_edp_panel_on()
463 if (wait_for((REG_READ(PP_STATUS) & idle_off_mask) == 0, 1000)) { in cdv_intel_edp_panel_off()
/linux/drivers/gpu/drm/i915/
H A Di915_wait_util.h48 #define wait_for(COND, MS) _wait_for((COND), (MS) * 1000, 10, 1000) macro
/linux/drivers/gpu/drm/i915/selftests/
H A Di915_request.c2058 if (wait_for(READ_ONCE(*sema) == 0, 50)) { in measure_semaphore_response()
2069 if (wait_for(READ_ONCE(*sema) == 0, 50)) { in measure_semaphore_response()
2203 if (i > 1 && wait_for(READ_ONCE(sema[i - 1]), 500)) { in measure_busy_dispatch()
2217 wait_for(READ_ONCE(sema[i - 1]), 500); in measure_busy_dispatch()
2500 if (wait_for(READ_ONCE(sema[2 * i]) == -1, 500)) { in measure_preemption()
2528 if (wait_for(READ_ONCE(sema[2 * i - 2]) != -1, 500)) { in measure_preemption()
2615 if (wait_for(READ_ONCE(sema[i]) == -1, 50)) { in measure_completion()
/linux/drivers/gpu/drm/i915/gt/
H A Dselftest_hangcheck.c279 wait_for(i915_seqno_passed(hws_seqno(h, rq), in wait_until_running()
345 return wait_for(intel_engine_is_idle(engine), IGT_IDLE_TIMEOUT) == 0; in wait_for_idle()
1544 if (wait_for(!list_empty(&rq->fence.cb_list), 10)) { in __igt_reset_evict_vma()
H A Dselftest_execlists.c1642 if (wait_for(READ_ONCE(*map), 10)) { in live_busywait_preempt()
/linux/drivers/gpu/drm/vc4/
H A Dvc4_crtc.c514 ret = wait_for(!(CRTC_READ(PV_V_CONTROL) & PV_VCONTROL_VIDEN), 1); in vc4_crtc_disable()