Home
last modified time | relevance | path

Searched refs:vtaps (Results 1 – 12 of 12) sorted by relevance

/linux/drivers/gpu/drm/amd/display/dc/dpp/dcn10/
H A Ddcn10_dpp_dscl.c450 bool dpp1_dscl_is_lb_conf_valid(int ceil_vratio, int num_partitions, int vtaps) in dpp1_dscl_is_lb_conf_valid() argument
453 return vtaps <= (num_partitions - ceil_vratio + 2); in dpp1_dscl_is_lb_conf_valid()
455 return vtaps <= num_partitions; in dpp1_dscl_is_lb_conf_valid()
463 int vtaps = scl_data->taps.v_taps; in dpp1_dscl_find_lb_memory_config() local
478 if (dpp1_dscl_is_lb_conf_valid(ceil_vratio, num_part_y, vtaps) in dpp1_dscl_find_lb_memory_config()
485 if (dpp1_dscl_is_lb_conf_valid(ceil_vratio, num_part_y, vtaps) in dpp1_dscl_find_lb_memory_config()
494 if (dpp1_dscl_is_lb_conf_valid(ceil_vratio, num_part_y, vtaps) in dpp1_dscl_find_lb_memory_config()
503 ASSERT(dpp1_dscl_is_lb_conf_valid(ceil_vratio, num_part_y, vtaps) in dpp1_dscl_find_lb_memory_config()
/linux/drivers/gpu/drm/amd/display/dc/dml/calcs/
H A Ddcn_calc_auto.c99 v->vtaps[k] = v->override_vta_ps[k]; in scaler_settings_calculation()
102 v->vtaps[k] = v->acceptable_quality_vta_ps; in scaler_settings_calculation()
132 … > v->max_vscl_ratio || v->h_ratio[k] > v->htaps[k] || v->v_ratio[k] > v->vtaps[k] || (v->source_p… in mode_support_and_system_configuration()
331 …v->min_dppclk_using_single_dpp[k] = v->pixel_clock[k] *dcn_bw_max3(v->vtaps[k] / 6.0 *dcn_bw_min2(… in mode_support_and_system_configuration()
340 …v->min_dppclk_using_single_dpp[k] = v->pixel_clock[k] *dcn_bw_max5(v->vtaps[k] / 6.0 *dcn_bw_min2(… in mode_support_and_system_configuration()
427 …v->number_of_dpp_required_for_lb_size =dcn_bw_ceil2((v->vtaps[k] +dcn_bw_max2(dcn_bw_ceil2(v->v_ra… in mode_support_and_system_configuration()
430 …v->number_of_dpp_required_for_lb_size =dcn_bw_max2(dcn_bw_ceil2((v->vtaps[k] +dcn_bw_max2(dcn_bw_c… in mode_support_and_system_configuration()
554 …(v->swath_width_yper_state[i][j][k] /dcn_bw_max2(v->h_ratio[k], 1.0)), 1.0)) - (v->vtaps[k] - 1.0); in mode_support_and_system_configuration()
747 …v->v_init_y = (v->v_ratio[k] + v->vtaps[k] + 1.0 + v->interlace_output[k] * 0.5 * v->v_ratio[k]) /… in mode_support_and_system_configuration()
759 …v->v_init_c = (v->v_ratio[k] / 2.0 + v->vtaps[k] + 1.0 + v->interlace_output[k] * 0.5 * v->v_ratio… in mode_support_and_system_configuration()
[all …]
/linux/drivers/gpu/drm/amd/amdgpu/
H A Ddce_v8_0.c661 u32 vtaps; /* vertical scaler taps */ member
864 ((wm->vsc.full > b.full) && (wm->vtaps >= 3)) || in dce_v8_0_latency_watermark()
865 (wm->vtaps >= 5) || in dce_v8_0_latency_watermark()
954 if (lb_partitions <= (wm->vtaps + 1)) in dce_v8_0_check_latency_hiding()
1016 wm_high.vtaps = 1; in dce_v8_0_program_watermarks()
1018 wm_high.vtaps = 2; in dce_v8_0_program_watermarks()
1055 wm_low.vtaps = 1; in dce_v8_0_program_watermarks()
1057 wm_low.vtaps = 2; in dce_v8_0_program_watermarks()
H A Ddce_v10_0.c708 u32 vtaps; /* vertical scaler taps */ member
911 ((wm->vsc.full > b.full) && (wm->vtaps >= 3)) || in dce_v10_0_latency_watermark()
912 (wm->vtaps >= 5) || in dce_v10_0_latency_watermark()
1001 if (lb_partitions <= (wm->vtaps + 1)) in dce_v10_0_check_latency_hiding()
1063 wm_high.vtaps = 1; in dce_v10_0_program_watermarks()
1065 wm_high.vtaps = 2; in dce_v10_0_program_watermarks()
1102 wm_low.vtaps = 1; in dce_v10_0_program_watermarks()
1104 wm_low.vtaps = 2; in dce_v10_0_program_watermarks()
H A Ddce_v6_0.c561 u32 vtaps; /* vertical scaler taps */ member
764 ((wm->vsc.full > b.full) && (wm->vtaps >= 3)) || in dce_v6_0_latency_watermark()
765 (wm->vtaps >= 5) || in dce_v6_0_latency_watermark()
854 if (lb_partitions <= (wm->vtaps + 1)) in dce_v6_0_check_latency_hiding()
925 wm_high.vtaps = 1; in dce_v6_0_program_watermarks()
927 wm_high.vtaps = 2; in dce_v6_0_program_watermarks()
952 wm_low.vtaps = 1; in dce_v6_0_program_watermarks()
954 wm_low.vtaps = 2; in dce_v6_0_program_watermarks()
/linux/drivers/gpu/drm/amd/display/dc/dml/
H A Ddisplay_mode_lib.c259 dml_print("DML PARAMS: vtaps = %d\n", scale_taps->vtaps); in dml_log_pipe_params()
H A Ddisplay_mode_structs.h502 unsigned int vtaps; member
H A Ddisplay_mode_vba.c600 mode_lib->vba.vtaps[mode_lib->vba.NumberOfActivePlanes] = taps->vtaps; in fetch_pipe_params()
H A Ddisplay_mode_vba.h468 unsigned int vtaps[DC__NUM_DPP__MAX]; member
/linux/drivers/gpu/drm/radeon/
H A Devergreen.c1947 u32 vtaps; /* vertical scaler taps */ member
2084 ((wm->vsc.full > b.full) && (wm->vtaps >= 3)) || in evergreen_latency_watermark()
2085 (wm->vtaps >= 5) || in evergreen_latency_watermark()
2141 if (lb_partitions <= (wm->vtaps + 1)) in evergreen_check_latency_hiding()
2201 wm_high.vtaps = 1; in evergreen_program_watermarks()
2203 wm_high.vtaps = 2; in evergreen_program_watermarks()
2228 wm_low.vtaps = 1; in evergreen_program_watermarks()
2230 wm_low.vtaps = 2; in evergreen_program_watermarks()
/linux/drivers/gpu/drm/amd/display/dc/dml/dcn32/
H A Ddisplay_mode_vba_32.c127 mode_lib->vba.vtaps[k], in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
447 …hParametersWatermarksAndPerformanceCalculation.SurfaceParameters[k].VTaps = mode_lib->vba.vtaps[k]; in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
1758 || mode_lib->vba.VRatio[k] != 1.0 || mode_lib->vba.vtaps[k] != 1.0)) { in dml32_ModeSupportAndSystemConfigurationFull()
1760 …} else if (mode_lib->vba.vtaps[k] < 1.0 || mode_lib->vba.vtaps[k] > 8.0 || mode_lib->vba.htaps[k] … in dml32_ModeSupportAndSystemConfigurationFull()
1766 || mode_lib->vba.VRatio[k] > mode_lib->vba.vtaps[k] in dml32_ModeSupportAndSystemConfigurationFull()
1906 mode_lib->vba.htaps[k], mode_lib->vba.HTAPsChroma[k], mode_lib->vba.vtaps[k], in dml32_ModeSupportAndSystemConfigurationFull()
1940 / (mode_lib->vba.vtaps[k] + dml_max(dml_ceil(mode_lib->vba.VRatio[k], 1.0) - 2, 0.0)); in dml32_ModeSupportAndSystemConfigurationFull()
2741 …_vars.dml32_ModeSupportAndSystemConfigurationFull.SurfParameters[k].VTaps = mode_lib->vba.vtaps[k]; in dml32_ModeSupportAndSystemConfigurationFull()
H A Ddisplay_mode_vba_util_32.c4405 …nal / v->LBBitPerPixel[k] / (SwathWidthY[k] / dml_max(v->HRatio[k], 1.0)), 1)) - (v->vtaps[k] - 1); in dml32_CalculateWatermarksMALLUseAndDRAMSpeedChangeSupport()
4414 dml_print("DML::%s: k=%d, v->vtaps = %d\n", __func__, k, v->vtaps[k]); in dml32_CalculateWatermarksMALLUseAndDRAMSpeedChangeSupport()