Home
last modified time | relevance | path

Searched refs:vsync_period (Results 1 – 4 of 4) sorted by relevance

/linux/drivers/gpu/drm/msm/disp/mdp4/
H A Dmdp4_dsi_encoder.c34 uint32_t dsi_hsync_skew, vsync_period, vsync_len, ctrl_pol; in mdp4_dsi_encoder_mode_set() local
54 vsync_period = mode->vtotal * mode->htotal; in mdp4_dsi_encoder_mode_set()
57 …display_v_end = vsync_period - ((mode->vsync_start - mode->vdisplay) * mode->htotal) + dsi_hsync_s… in mdp4_dsi_encoder_mode_set()
62 mdp4_write(mdp4_kms, REG_MDP4_DSI_VSYNC_PERIOD, vsync_period); in mdp4_dsi_encoder_mode_set()
H A Dmdp4_dtv_encoder.c34 uint32_t dtv_hsync_skew, vsync_period, vsync_len, ctrl_pol; in mdp4_dtv_encoder_mode_set() local
58 vsync_period = mode->vtotal * mode->htotal; in mdp4_dtv_encoder_mode_set()
61 …display_v_end = vsync_period - ((mode->vsync_start - mode->vdisplay) * mode->htotal) + dtv_hsync_s… in mdp4_dtv_encoder_mode_set()
66 mdp4_write(mdp4_kms, REG_MDP4_DTV_VSYNC_PERIOD, vsync_period); in mdp4_dtv_encoder_mode_set()
/linux/drivers/gpu/drm/msm/disp/mdp5/
H A Dmdp5_encoder.c28 uint32_t dtv_hsync_skew, vsync_period, vsync_len, ctrl_pol; in mdp5_vid_encoder_mode_set() local
76 vsync_period = mode->vtotal * mode->htotal; in mdp5_vid_encoder_mode_set()
79 …display_v_end = vsync_period - ((mode->vsync_start - mode->vdisplay) * mode->htotal) + dtv_hsync_s… in mdp5_vid_encoder_mode_set()
96 mdp5_write(mdp5_kms, REG_MDP5_INTF_VSYNC_PERIOD_F0(intf), vsync_period); in mdp5_vid_encoder_mode_set()
/linux/drivers/gpu/drm/msm/dp/
H A Ddp_panel.c300 u32 hsync_period, vsync_period; in msm_dp_panel_tpg_enable() local
309 vsync_period = drm_mode->vtotal; in msm_dp_panel_tpg_enable()
313 display_v_end = ((vsync_period - (drm_mode->vsync_start - in msm_dp_panel_tpg_enable()
332 msm_dp_write_p0(panel, MMSS_DP_INTF_VSYNC_PERIOD_F0, vsync_period * in msm_dp_panel_tpg_enable()