Home
last modified time | relevance | path

Searched refs:vddc_phase_shed_control (Results 1 – 10 of 10) sorted by relevance

/linux/drivers/gpu/drm/radeon/
H A Dsi_dpm.h163 bool vddc_phase_shed_control; member
H A Dci_dpm.h234 bool vddc_phase_shed_control; member
H A Dsi_dpm.c3966 if (si_pi->vddc_phase_shed_control) { in si_construct_voltage_tables()
3970 si_pi->vddc_phase_shed_control = false; in si_construct_voltage_tables()
3974 si_pi->vddc_phase_shed_control = false; in si_construct_voltage_tables()
4034 if (si_pi->vddc_phase_shed_control) { in si_populate_smc_voltage_tables()
4045 si_pi->vddc_phase_shed_control = false; in si_populate_smc_voltage_tables()
4384 if (si_pi->vddc_phase_shed_control) in si_populate_smc_initial_state()
4470 if (si_pi->vddc_phase_shed_control) { in si_populate_smc_acpi_state()
4497 if (si_pi->vddc_phase_shed_control) in si_populate_smc_acpi_state()
5012 if (si_pi->vddc_phase_shed_control) { in si_convert_power_level_to_smc()
6966 si_pi->vddc_phase_shed_control = in si_dpm_init()
H A Dci_dpm.c2866 if (pi->vddc_phase_shed_control) in ci_populate_single_memory_level()
2965 table->ACPILevel.MinVddcPhases = pi->vddc_phase_shed_control ? 0 : 1; in ci_populate_smc_acpi_level()
3107 state->VddcPhase = pi->vddc_phase_shed_control ? 0 : 1; in ci_populate_ulv_level()
3195 if (pi->vddc_phase_shed_control) in ci_populate_single_graphic_level()
5857 pi->vddc_phase_shed_control = true; in ci_dpm_init()
/linux/drivers/gpu/drm/amd/pm/powerplay/smumgr/
H A Diceland_smumgr.c911 if (data->vddc_phase_shed_control) in iceland_populate_single_graphic_level()
1260 if (data->vddc_phase_shed_control) { in iceland_populate_single_memory_level()
1428 uint32_t vddc_phase_shed_control = 0; in iceland_populate_smc_acpi_level() local
1445 table->ACPILevel.MinVddcPhases = vddc_phase_shed_control ? 0 : 1; in iceland_populate_smc_acpi_level()
H A Dci_smumgr.c429 if (data->vddc_phase_shed_control) in ci_populate_single_graphic_level()
1213 if (data->vddc_phase_shed_control) { in ci_populate_single_memory_level()
1407 table->ACPILevel.MinVddcPhases = data->vddc_phase_shed_control ? 0 : 1; in ci_populate_smc_acpi_level()
H A Dpolaris10_smumgr.c798 state->VddcPhase = data->vddc_phase_shed_control ^ 0x3; in polaris10_populate_ulv_level()
800 state->VddcPhase = (data->vddc_phase_shed_control) ? 0 : 1; in polaris10_populate_ulv_level()
H A Dvegam_smumgr.c553 state->VddcPhase = data->vddc_phase_shed_control ^ 0x3; in vegam_populate_ulv_level()
/linux/drivers/gpu/drm/amd/pm/legacy-dpm/
H A Dsi_dpm.c4540 if (si_pi->vddc_phase_shed_control) { in si_construct_voltage_tables()
4544 si_pi->vddc_phase_shed_control = false; in si_construct_voltage_tables()
4548 si_pi->vddc_phase_shed_control = false; in si_construct_voltage_tables()
4608 if (si_pi->vddc_phase_shed_control) { in si_populate_smc_voltage_tables()
4619 si_pi->vddc_phase_shed_control = false; in si_populate_smc_voltage_tables()
4962 if (si_pi->vddc_phase_shed_control) in si_populate_smc_initial_state()
5074 if (si_pi->vddc_phase_shed_control) { in si_populate_smc_acpi_state()
5102 if (si_pi->vddc_phase_shed_control) in si_populate_smc_acpi_state()
5612 if (si_pi->vddc_phase_shed_control) { in si_convert_power_level_to_smc()
7537 si_pi->vddc_phase_shed_control = in si_dpm_init()
/linux/drivers/gpu/drm/amd/pm/powerplay/hwmgr/
H A Dsmu7_hwmgr.c1923 data->vddc_phase_shed_control = 1; in smu7_init_dpm_defaults()
1933 data->vddc_phase_shed_control = ((tmp3 << 1) | (tmp3 >> 1)) & 0x3; in smu7_init_dpm_defaults()
1936 data->vddc_phase_shed_control = 1; in smu7_init_dpm_defaults()