Home
last modified time | relevance | path

Searched refs:vcpu_read_sys_reg (Results 1 – 11 of 11) sorted by relevance

/linux/arch/arm64/kvm/
H A Ddebug.c117 u64 mdscr = vcpu_read_sys_reg(vcpu, MDSCR_EL1) & ~(MDSCR_EL1_SS | in kvm_arm_setup_mdcr_el2()
170 mdscr = vcpu_read_sys_reg(vcpu, MDSCR_EL1); in kvm_arm_setup_debug()
H A Dat.c111 return vcpu_read_sys_reg(vcpu, TCR2_EL2) & TCR2_EL2_PIE; in s1pie_enabled()
132 val = vcpu_read_sys_reg(vcpu, TCR2_EL2); in compute_s1poe()
171 sctlr = vcpu_read_sys_reg(vcpu, SCTLR_EL1); in setup_s1_walk()
172 tcr = vcpu_read_sys_reg(vcpu, TCR_EL1); in setup_s1_walk()
174 vcpu_read_sys_reg(vcpu, TTBR1_EL1) : in setup_s1_walk()
175 vcpu_read_sys_reg(vcpu, TTBR0_EL1)); in setup_s1_walk()
179 sctlr = vcpu_read_sys_reg(vcpu, SCTLR_EL2); in setup_s1_walk()
180 tcr = vcpu_read_sys_reg(vcpu, TCR_EL2); in setup_s1_walk()
182 vcpu_read_sys_reg(vcpu, TTBR1_EL2) : in setup_s1_walk()
183 vcpu_read_sys_reg(vcpu, TTBR0_EL2)); in setup_s1_walk()
[all …]
H A Dpauth.c63 u64 tcr = vcpu_read_sys_reg(vcpu, TCR_EL2); in effective_tbi()
90 u64 tcr = vcpu_read_sys_reg(vcpu, TCR_EL2); in compute_bottom_pac()
158 u64 sctlr = vcpu_read_sys_reg(vcpu, SCTLR_EL2); in kvm_auth_eretax()
163 *elr = ptr = vcpu_read_sys_reg(vcpu, ELR_EL2); in kvm_auth_eretax()
H A Dinject_fault.c134 if (vcpu_read_sys_reg(vcpu, TCR_EL1) & TTBCR_EAE) { in inject_abt32()
141 far = vcpu_read_sys_reg(vcpu, FAR_EL1); in inject_abt32()
210 !(vcpu_read_sys_reg(vcpu, TCR_EL1) & TTBCR_EAE)) in kvm_inject_size_fault()
213 esr = vcpu_read_sys_reg(vcpu, ESR_EL1); in kvm_inject_size_fault()
H A Dnested.c327 u64 vtcr = vcpu_read_sys_reg(vcpu, VTCR_EL2); in kvm_walk_nested_s2()
338 wi.baddr = vcpu_read_sys_reg(vcpu, VTTBR_EL2); in kvm_walk_nested_s2()
342 wi.be = vcpu_read_sys_reg(vcpu, SCTLR_EL2) & SCTLR_ELx_EE; in kvm_walk_nested_s2()
565 vttbr = vcpu_read_sys_reg(vcpu, VTTBR_EL2); in lookup_s2_mmu()
566 vtcr = vcpu_read_sys_reg(vcpu, VTCR_EL2); in lookup_s2_mmu()
567 hcr = vcpu_read_sys_reg(vcpu, HCR_EL2); in lookup_s2_mmu()
648 s2_mmu->tlb_vttbr = vcpu_read_sys_reg(vcpu, VTTBR_EL2) & ~VTTBR_CNP_BIT; in get_s2_mmu_nested()
649 s2_mmu->tlb_vtcr = vcpu_read_sys_reg(vcpu, VTCR_EL2); in get_s2_mmu_nested()
650 s2_mmu->nested_stage2_enabled = vcpu_read_sys_reg(vcpu, HCR_EL2) & HCR_VM; in get_s2_mmu_nested()
H A Dsys_regs.c151 u64 vcpu_read_sys_reg(const struct kvm_vcpu *vcpu, int reg) in vcpu_read_sys_reg() function
368 p->regval = vcpu_read_sys_reg(vcpu, r->reg); in access_rw()
442 val = vcpu_read_sys_reg(vcpu, r->reg); in access_vm_reg()
465 p->regval = (vcpu_read_sys_reg(vcpu, r->reg) & mask) >> shift; in access_actlr()
2165 p->regval = vcpu_read_sys_reg(vcpu, reg); in access_csselr()
2177 csselr = vcpu_read_sys_reg(vcpu, CSSELR_EL1); in access_ccsidr()
2357 p->regval = vcpu_read_sys_reg(vcpu, ELR_EL1); in access_elr()
2422 p->regval = vcpu_read_sys_reg(vcpu, ZCR_EL2); in access_zcr_el2()
3287 vttbr = vcpu_read_sys_reg(vcpu, VTTBR_EL2); in handle_vmalls12e1is()
3306 u64 vttbr = vcpu_read_sys_reg(vcpu, VTTBR_EL2); in handle_ripas2e1is()
[all …]
H A Dhandle_exit.c45 if (vcpu_read_sys_reg(vcpu, HCR_EL2) & HCR_HCD) in handle_hvc()
H A Dpmu-emul.c393 if (!(vcpu_read_sys_reg(vcpu, MDCR_EL2) & MDCR_EL2_HPME)) in kvm_pmu_overflow_status()
/linux/arch/arm64/kvm/hyp/
H A Dexception.c28 return vcpu_read_sys_reg(vcpu, reg); in __vcpu_read_sys_reg()
/linux/arch/arm64/include/asm/
H A Dkvm_mmu.h212 return (vcpu_read_sys_reg(vcpu, reg) & cache_bits) == cache_bits;
H A Dkvm_host.h1021 u64 vcpu_read_sys_reg(const struct kvm_vcpu *vcpu, int reg);