Home
last modified time | relevance | path

Searched refs:vcn_inst (Results 1 – 6 of 6) sorted by relevance

/linux/drivers/gpu/drm/amd/amdgpu/
H A Dvcn_v5_0_2.c107 int i, r, vcn_inst; in vcn_v5_0_2_sw_init() local
116 vcn_inst = GET_INST(VCN, i); in vcn_v5_0_2_sw_init()
132 (adev->doorbell_index.vcn.vcn_ring0_1 << 1) + 32 * vcn_inst; in vcn_v5_0_2_sw_init()
203 int i, r, vcn_inst; in vcn_v5_0_2_hw_init() local
209 vcn_inst = GET_INST(VCN, i); in vcn_v5_0_2_hw_init()
213 tmp = RREG32_SOC15(VCN, vcn_inst, regUVD_POWER_STATUS); in vcn_v5_0_2_hw_init()
215 WREG32_SOC15(VCN, vcn_inst, regUVD_POWER_STATUS, tmp); in vcn_v5_0_2_hw_init()
220 11 * vcn_inst), in vcn_v5_0_2_hw_init()
321 uint32_t offset, size, vcn_inst; in vcn_v5_0_2_mc_resume() local
327 vcn_inst = GET_INST(VCN, inst); in vcn_v5_0_2_mc_resume()
[all …]
H A Dvcn_v5_0_1.c164 int i, r, vcn_inst; in vcn_v5_0_1_sw_init() local
177 vcn_inst = GET_INST(VCN, i); in vcn_v5_0_1_sw_init()
194 11 * vcn_inst; in vcn_v5_0_1_sw_init()
198 32 * vcn_inst; in vcn_v5_0_1_sw_init()
276 int vcn_inst; in vcn_v5_0_1_hw_init_inst() local
278 vcn_inst = GET_INST(VCN, i); in vcn_v5_0_1_hw_init_inst()
284 11 * vcn_inst), in vcn_v5_0_1_hw_init_inst()
424 uint32_t offset, size, vcn_inst; in vcn_v5_0_1_mc_resume() local
430 vcn_inst = GET_INST(VCN, inst); in vcn_v5_0_1_mc_resume()
433 WREG32_SOC15(VCN, vcn_inst, regUVD_LMI_VCPU_CACHE_64BIT_BAR_LOW, in vcn_v5_0_1_mc_resume()
[all …]
H A Dvcn_v4_0_3.c192 int i, r, vcn_inst; in vcn_v4_0_3_sw_init() local
216 vcn_inst = GET_INST(VCN, i); in vcn_v4_0_3_sw_init()
224 9 * vcn_inst; in vcn_v4_0_3_sw_init()
228 32 * vcn_inst; in vcn_v4_0_3_sw_init()
311 int vcn_inst; in vcn_v4_0_3_hw_init_inst() local
316 vcn_inst = GET_INST(VCN, inst_idx); in vcn_v4_0_3_hw_init_inst()
320 (adev->doorbell_index.vcn.vcn_ring0_1 << 1) + 9 * vcn_inst, in vcn_v4_0_3_hw_init_inst()
323 WREG32_SOC15(VCN, vcn_inst, regVCN_RB1_DB_CTRL, in vcn_v4_0_3_hw_init_inst()
328 RREG32_SOC15(VCN, vcn_inst, regVCN_RB1_DB_CTRL); in vcn_v4_0_3_hw_init_inst()
473 uint32_t offset, size, vcn_inst; in vcn_v4_0_3_mc_resume() local
[all …]
H A Damdgpu_vcn.c464 struct amdgpu_vcn_inst *vcn_inst = in amdgpu_vcn_idle_work_handler() local
466 struct amdgpu_device *adev = vcn_inst->adev; in amdgpu_vcn_idle_work_handler()
468 unsigned int i = vcn_inst->inst, j; in amdgpu_vcn_idle_work_handler()
474 fence[i] += amdgpu_fence_count_emitted(&vcn_inst->ring_enc[j]); in amdgpu_vcn_idle_work_handler()
482 unlikely(atomic_read(&vcn_inst->dpg_enc_submission_cnt))) in amdgpu_vcn_idle_work_handler()
487 adev->vcn.inst[i].pause_dpg_mode(vcn_inst, &new_state); in amdgpu_vcn_idle_work_handler()
490 fence[i] += amdgpu_fence_count_emitted(&vcn_inst->ring_dec); in amdgpu_vcn_idle_work_handler()
493 if (!fences && !atomic_read(&vcn_inst->total_submission_cnt)) { in amdgpu_vcn_idle_work_handler()
494 mutex_lock(&vcn_inst->vcn_pg_lock); in amdgpu_vcn_idle_work_handler()
495 vcn_inst->set_pg_state(vcn_inst, AMD_PG_STATE_GATE); in amdgpu_vcn_idle_work_handler()
[all …]
H A Dvcn_v4_0.c1314 static int vcn_v4_0_init_ring_metadata(struct amdgpu_device *adev, uint32_t vcn_inst, struct amdgpu… in vcn_v4_0_init_ring_metadata() argument
1327 rb_metadata->ring_id = vcn_inst & 0xFF; in vcn_v4_0_init_ring_metadata()
H A Dvcn_v2_5.c114 struct amdgpu_vcn_inst *vcn_inst = in vcn_v2_5_idle_work_handler() local
116 struct amdgpu_device *adev = vcn_inst->adev; in vcn_v2_5_idle_work_handler()