Home
last modified time | relevance | path

Searched refs:tiling_mode (Results 1 – 5 of 5) sorted by relevance

/linux/drivers/gpu/drm/amd/display/dc/basics/
H A Ddce_calcs.c107 enum bw_defines *tiling_mode; in calculate_bandwidth() local
131 tiling_mode = kcalloc(maximum_number_of_surfaces, sizeof(*tiling_mode), GFP_KERNEL); in calculate_bandwidth()
132 if (!tiling_mode) in calculate_bandwidth()
274 tiling_mode[0] = bw_def_linear; in calculate_bandwidth()
275 tiling_mode[1] = bw_def_linear; in calculate_bandwidth()
276 tiling_mode[2] = bw_def_linear; in calculate_bandwidth()
277 tiling_mode[3] = bw_def_linear; in calculate_bandwidth()
280 tiling_mode[0] = bw_def_landscape; in calculate_bandwidth()
281 tiling_mode[1] = bw_def_landscape; in calculate_bandwidth()
282 tiling_mode[2] = bw_def_landscape; in calculate_bandwidth()
[all …]
/linux/include/uapi/drm/
H A Di915_drm.h1758 __u32 tiling_mode; member
1781 __u32 tiling_mode; member
/linux/tools/include/uapi/drm/
H A Di915_drm.h1758 __u32 tiling_mode; member
1781 __u32 tiling_mode; member
/linux/drivers/gpu/drm/amd/display/dc/
H A Ddc_types.h81 enum tiling_mode { enum
/linux/drivers/gpu/drm/amd/display/dc/dml2/dml21/src/dml2_core/
H A Ddml2_core_dcn4_calcs.c2279 DML_LOG_VERBOSE("DML::%s: tiling_mode = %u\n", __func__, p->tiling_mode); in calculate_mcache_row_bytes()
2301 blk_bytes = dml_get_tile_block_size_bytes(p->tiling_mode); in calculate_mcache_row_bytes()
2444 l->l_p.tiling_mode = p->tiling_mode; in calculate_mcache_setting()
2480 l->c_p.tiling_mode = p->tiling_mode; in calculate_mcache_setting()
9319 calculate_mcache_setting_params->tiling_mode = display_cfg->plane_descriptors[k].surface.tiling; in dml_core_mode_support()
10791 calculate_mcache_setting_params->tiling_mode = display_cfg->plane_descriptors[k].surface.tiling; in dml_core_mode_programming()