Home
last modified time | relevance | path

Searched refs:tile_mask (Results 1 – 6 of 6) sorted by relevance

/linux/drivers/gpu/drm/xe/
H A Dxe_vm_madvise.c278 u8 id, tile_mask = 0; in xe_zap_ptes_in_madvise_range() local
294 tile_mask |= xe_svm_ranges_zap_ptes_in_range(vm, in xe_zap_ptes_in_madvise_range()
300 tile_mask |= BIT(id); in xe_zap_ptes_in_madvise_range()
313 return tile_mask; in xe_zap_ptes_in_madvise_range()
318 u8 tile_mask = xe_zap_ptes_in_madvise_range(vm, start, end); in xe_vm_invalidate_madvise_range() local
322 if (!tile_mask) in xe_vm_invalidate_madvise_range()
328 tile_mask, &batch); in xe_vm_invalidate_madvise_range()
H A Dxe_svm.c165 u8 tile_mask = 0; in xe_svm_range_notifier_event_begin() local
196 if (!(tile_mask & BIT(id))) { in xe_svm_range_notifier_event_begin()
200 tile_mask |= BIT(id); in xe_svm_range_notifier_event_begin()
204 return tile_mask; in xe_svm_range_notifier_event_begin()
240 u8 tile_mask = 0, id; in xe_svm_invalidate() local
278 tile_mask |= xe_svm_range_notifier_event_begin(vm, r, mmu_range, in xe_svm_invalidate()
281 if (!tile_mask) in xe_svm_invalidate()
287 tile_mask, &batch); in xe_svm_invalidate()
296 if (tile_mask & BIT(id)) { in xe_svm_invalidate()
1033 u8 tile_mask, const struct drm_pagemap *dpagemap) in xe_svm_range_validate() argument
[all …]
H A Dxe_vm.c748 static void xe_vma_ops_incr_pt_update_ops(struct xe_vma_ops *vops, u8 tile_mask, int inc_val) in xe_vm_populate_rebind()
756 if (BIT(i) & tile_mask)
768 u8 tile_mask) in xe_vm_ops_add_rebind()
771 op->tile_mask = tile_mask; in xe_vm_ops_add_rebind()
783 u8 tile_mask) in xe_vm_rebind()
791 xe_vm_populate_rebind(op, vma, tile_mask); in xe_vm_rebind()
793 xe_vma_ops_incr_pt_update_ops(vops, tile_mask, 1); in xe_vm_rebind()
859 struct dma_fence *xe_vma_rebind(struct xe_vm *vm, struct xe_vma *vma, u8 tile_mask) in xe_vma_rebind()
880 err = xe_vm_ops_add_rebind(&vops, vma, tile_mask); in xe_vm_populate_range_rebind() argument
723 xe_vma_ops_incr_pt_update_ops(struct xe_vma_ops * vops,u8 tile_mask,int inc_val) xe_vma_ops_incr_pt_update_ops() argument
743 xe_vm_populate_rebind(struct xe_vma_op * op,struct xe_vma * vma,u8 tile_mask) xe_vm_populate_rebind() argument
758 xe_vm_ops_add_rebind(struct xe_vma_ops * vops,struct xe_vma * vma,u8 tile_mask) xe_vm_ops_add_rebind() argument
834 xe_vma_rebind(struct xe_vm * vm,struct xe_vma * vma,u8 tile_mask) xe_vma_rebind() argument
894 xe_vm_ops_add_range_rebind(struct xe_vma_ops * vops,struct xe_vma * vma,struct xe_svm_range * range,u8 tile_mask) xe_vm_ops_add_range_rebind() argument
924 xe_vm_range_rebind(struct xe_vm * vm,struct xe_vma * vma,struct xe_svm_range * range,u8 tile_mask) xe_vm_range_rebind() argument
2505 u8 id, tile_mask = 0; vm_bind_ioctl_ops_create() local
2782 u8 id, tile_mask = 0; vm_bind_ioctl_ops_parse() local
4359 u8 tile_mask = 0; xe_vm_invalidate_vma_submit() local
[all...]
H A Dxe_tlb_inval.c526 u64 start, u64 end, u8 tile_mask, in xe_tlb_inval_range_tilemask_submit() argument
536 if (!tile_mask) in xe_tlb_inval_range_tilemask_submit()
540 if (!(tile_mask & BIT(id))) in xe_tlb_inval_range_tilemask_submit()
H A Dxe_svm.h116 u8 tile_mask, const struct drm_pagemap *dpagemap);
340 u8 tile_mask, bool devmem_preferred) in xe_svm_range_validate() argument
/linux/Documentation/gpu/
H A Ddrm-vm-bind-async.rst209 * @tile_mask: Mask for which tiles to create binds for, 0 == All tiles,
212 __u64 tile_mask;