| /linux/drivers/gpu/drm/amd/display/dc/dpp/dcn35/ |
| H A D | dcn35_dpp.c | 31 #define REG(reg) dpp->tf_regs->reg
130 uint32_t inst, const struct dcn3_dpp_registers *tf_regs, in dpp35_construct() argument
134 bool ret = dpp32_construct(dpp, ctx, inst, tf_regs, in dpp35_construct()
|
| H A D | dcn35_dpp.h | 58 uint32_t inst, const struct dcn3_dpp_registers *tf_regs,
|
| /linux/drivers/gpu/drm/amd/display/dc/dpp/dcn201/ |
| H A D | dcn201_dpp.h | 60 const struct dcn201_dpp_registers *tf_regs; member
79 const struct dcn201_dpp_registers *tf_regs,
|
| H A D | dcn201_dpp.c | 35 dpp->tf_regs->reg
301 const struct dcn201_dpp_registers *tf_regs, in dpp201_construct() argument
311 dpp->tf_regs = tf_regs; in dpp201_construct()
|
| /linux/drivers/gpu/drm/amd/display/dc/dpp/dcn32/ |
| H A D | dcn32_dpp.c | 150 const struct dcn3_dpp_registers *tf_regs, in dpp32_construct() argument
160 dpp->tf_regs = tf_regs; in dpp32_construct()
|
| H A D | dcn32_dpp.h | 35 const struct dcn3_dpp_registers *tf_regs,
|
| /linux/drivers/gpu/drm/amd/display/dc/dpp/dcn401/ |
| H A D | dcn401_dpp.c | 36 dpp->tf_regs->reg
265 const struct dcn401_dpp_registers *tf_regs, in dpp401_construct() argument
275 dpp->tf_regs = tf_regs; in dpp401_construct()
|
| H A D | dcn401_dpp_cm.c | 43 dpp->tf_regs->reg
|
| H A D | dcn401_dpp.h | 657 const struct dcn401_dpp_registers *tf_regs; member
676 const struct dcn401_dpp_registers *tf_regs,
|
| H A D | dcn401_dpp_dscl.c | 44 dpp->tf_regs->reg
165 if (dpp->tf_regs->DSCL_MEM_PWR_CTRL) { in dpp401_power_on_dscl()
|
| /linux/drivers/gpu/drm/amd/display/dc/dpp/dcn20/ |
| H A D | dcn20_dpp.c | 42 dpp->tf_regs->reg
410 const struct dcn2_dpp_registers *tf_regs, in dpp2_construct() argument
420 dpp->tf_regs = tf_regs; in dpp2_construct()
|
| H A D | dcn20_dpp_cm.c | 37 dpp->tf_regs->reg
|
| /linux/drivers/gpu/drm/amd/display/dc/dpp/dcn10/ |
| H A D | dcn10_dpp.c | 42 dpp->tf_regs->reg
563 const struct dcn_dpp_registers *tf_regs, in dpp1_construct() argument
573 dpp->tf_regs = tf_regs; in dpp1_construct()
|
| H A D | dcn10_dpp_dscl.c | 44 dpp->tf_regs->reg
163 if (dpp->tf_regs->DSCL_MEM_PWR_CTRL) { in dpp1_power_on_dscl()
|
| H A D | dcn10_dpp_cm.c | 43 dpp->tf_regs->reg
|
| H A D | dcn10_dpp.h | 1360 const struct dcn_dpp_registers *tf_regs; member
1522 const struct dcn_dpp_registers *tf_regs,
|
| /linux/drivers/gpu/drm/amd/display/dc/resource/dcn201/ |
| H A D | dcn201_resource.c | 463 #define tf_regs(id)\ macro
468 static const struct dcn201_dpp_registers tf_regs[] = { variable
469 tf_regs(0),
470 tf_regs(1),
471 tf_regs(2),
472 tf_regs(3),
638 &tf_regs[inst], &tf_shift, &tf_mask)) in dcn201_dpp_create()
|
| /linux/drivers/gpu/drm/amd/display/dc/resource/dcn21/ |
| H A D | dcn21_resource.c | 429 #define tf_regs(id)\ macro
435 static const struct dcn2_dpp_registers tf_regs[] = { variable
436 tf_regs(0),
437 tf_regs(1),
438 tf_regs(2),
439 tf_regs(3),
510 &tf_regs[inst], &tf_shift, &tf_mask)) in dcn21_dpp_create()
|
| /linux/drivers/gpu/drm/amd/display/dc/dpp/dcn30/ |
| H A D | dcn30_dpp.c | 34 dpp->tf_regs->reg
1511 const struct dcn3_dpp_registers *tf_regs, in dpp3_construct() argument
1521 dpp->tf_regs = tf_regs; in dpp3_construct()
|
| H A D | dcn30_dpp_cm.c | 34 dpp->tf_regs->reg
|