Home
last modified time | relevance | path

Searched refs:tc_offset (Results 1 – 6 of 6) sorted by relevance

/linux/drivers/net/ethernet/hisilicon/hns3/hns3_common/
H A Dhclge_comm_rss.h122 void hclge_comm_get_rss_tc_info(u16 rss_size, u8 hw_tc_map, u16 *tc_offset,
124 int hclge_comm_set_rss_tc_mode(struct hclge_comm_hw *hw, u16 *tc_offset,
H A Dhclge_comm_rss.c67 void hclge_comm_get_rss_tc_info(u16 rss_size, u8 hw_tc_map, u16 *tc_offset, in hclge_comm_get_rss_tc_info() argument
79 tc_offset[i] = (hw_tc_map & BIT(i)) ? rss_size * i : 0; in hclge_comm_get_rss_tc_info()
84 int hclge_comm_set_rss_tc_mode(struct hclge_comm_hw *hw, u16 *tc_offset, in hclge_comm_set_rss_tc_mode() argument
106 HCLGE_COMM_RSS_TC_OFFSET_S, tc_offset[i]); in hclge_comm_set_rss_tc_mode()
/linux/drivers/media/platform/allegro-dvt/
H A Dallegro-mail.h80 s8 tc_offset; member
H A Dallegro-mail.c146 FIELD_PREP(GENMASK(7, 0), param->tc_offset); in allegro_encode_config_blob()
H A Dallegro-core.c1302 param->tc_offset = TC_OFFSET_DIV_2; in fill_create_channel_param()
/linux/drivers/net/ethernet/hisilicon/hns3/hns3pf/
H A Dhclge_main.c5008 u16 tc_offset[HCLGE_MAX_TC_NUM] = {0}; in hclge_init_rss_tc_mode() local
5041 tc_offset[i] = tc_info->tqp_offset[i]; in hclge_init_rss_tc_mode()
5044 return hclge_comm_set_rss_tc_mode(&hdev->hw.hw, tc_offset, tc_valid, in hclge_init_rss_tc_mode()
10185 u16 tc_offset[HCLGE_MAX_TC_NUM] = {0}; in hclge_set_rss_tc_mode_cfg() local
10203 tc_offset[i] = vport->nic.kinfo.rss_size * i; in hclge_set_rss_tc_mode_cfg()
10206 return hclge_comm_set_rss_tc_mode(&hdev->hw.hw, tc_offset, tc_valid, in hclge_set_rss_tc_mode_cfg()