Home
last modified time | relevance | path

Searched refs:sys_cache (Results 1 – 4 of 4) sorted by relevance

/linux/drivers/gpu/drm/i915/display/
H A Dintel_fbc.c976 lockdep_assert_held(&display->fbc.sys_cache.lock); in fbc_sys_cache_update_config()
989 display->fbc.sys_cache.id = id; in fbc_sys_cache_update_config()
995 struct sys_cache_cfg *sys_cache = &display->fbc.sys_cache; in fbc_sys_cache_disable() local
997 mutex_lock(&sys_cache->lock); in fbc_sys_cache_disable()
999 if (sys_cache->id == fbc->id) in fbc_sys_cache_disable()
1001 mutex_unlock(&sys_cache->lock); in fbc_sys_cache_disable()
1015 struct sys_cache_cfg *sys_cache = &display->fbc.sys_cache; in fbc_sys_cache_enable() local
1029 mutex_lock(&sys_cache->lock); in fbc_sys_cache_enable()
1031 if (sys_cache->id == FBC_SYS_CACHE_ID_NONE) in fbc_sys_cache_enable()
1033 mutex_unlock(&sys_cache->lock); in fbc_sys_cache_enable()
[all …]
/linux/drivers/gpu/drm/amd/amdgpu/
H A Dpsp_v14_0.c419 uint32_t *pcache = (uint32_t *)ctx->sys_cache; in psp_v14_0_memory_training()
518 …amdgpu_device_vram_access(psp->adev, ctx->p2c_train_data_offset, ctx->sys_cache, ctx->train_data_s… in psp_v14_0_memory_training()
522 …amdgpu_device_vram_access(psp->adev, ctx->c2p_train_data_offset, ctx->sys_cache, ctx->train_data_s… in psp_v14_0_memory_training()
H A Dpsp_v13_0.c560 uint32_t *pcache = (uint32_t *)ctx->sys_cache; in psp_v13_0_memory_training()
659 …amdgpu_device_vram_access(psp->adev, ctx->p2c_train_data_offset, ctx->sys_cache, ctx->train_data_s… in psp_v13_0_memory_training()
663 …amdgpu_device_vram_access(psp->adev, ctx->c2p_train_data_offset, ctx->sys_cache, ctx->train_data_s… in psp_v13_0_memory_training()
H A Damdgpu_psp.c332 kfree(ctx->sys_cache); in psp_memory_training_fini()
333 ctx->sys_cache = NULL; in psp_memory_training_fini()
346 ctx->sys_cache = kzalloc(ctx->train_data_size, GFP_KERNEL); in psp_memory_training_init()
347 if (ctx->sys_cache == NULL) { in psp_memory_training_init()