/linux/drivers/media/common/v4l2-tpg/ |
H A D | v4l2-tpg-core.c | 92 tpg->scaled_width = tpg->src_width = w; in tpg_init() 512 tpg->scaled_width = (tpg->src_width * tpg->compose.width + in tpg_s_crop_compose() 528 tpg->src_width = width; in tpg_reset_source() 1651 return bars[tpg->pattern][((x * 8) / tpg->src_width) % 8]; in tpg_get_color() 1653 return bars[1][(pat_line + (x * 8) / tpg->src_width) % 8]; in tpg_get_color() 1686 if (pat_line || (x % tpg->src_width) == tpg->src_width / 2) in tpg_get_color() 1690 if (pat_line || ((x % tpg->src_width) + 1) / 2 == tpg->src_width / 4) in tpg_get_color() 1694 if (pat_line || ((x % tpg->src_width) + 10) / 20 == tpg->src_width / 40) in tpg_get_color() 1698 return TPG_COLOR_RAMP + ((x % tpg->src_width) * 256) / tpg->src_width; in tpg_get_color() 1712 unsigned w = tpg->src_width; in tpg_calculate_square_border() [all …]
|
/linux/drivers/gpu/drm/i915/display/ |
H A D | intel_overlay.c | 843 params->src_width); in intel_overlay_do_put_image() 845 tmp_width = params->src_width; in intel_overlay_do_put_image() 847 swidth = params->src_width; in intel_overlay_do_put_image() 858 swidth |= (params->src_width / uv_hscale) << 16; in intel_overlay_do_put_image() 862 params->src_width / uv_hscale); in intel_overlay_do_put_image() 864 params->src_width / uv_hscale); in intel_overlay_do_put_image() 1016 rec->src_width > IMAGE_MAX_WIDTH_LEGACY) in check_overlay_src() 1020 rec->src_width > IMAGE_MAX_WIDTH) in check_overlay_src() 1026 rec->src_width < N_HORIZ_Y_TAPS*4) in check_overlay_src() 1062 if (rec->src_width % uv_hscale) in check_overlay_src() [all …]
|
/linux/drivers/gpu/drm/msm/disp/dpu1/ |
H A D | dpu_plane.c | 121 int src_width, src_height, dst_height, fps; in _dpu_plane_calc_bw() local 129 src_width = drm_rect_width(&pipe_cfg->src_rect); in _dpu_plane_calc_bw() 140 plane_pixel_rate = src_width * mode->vtotal * fps; in _dpu_plane_calc_bw() 199 const struct msm_format *fmt, u32 src_width) in _dpu_plane_calc_fill_level() argument 205 if (!fmt || !pipe || !src_width || !fmt->bpp) { in _dpu_plane_calc_fill_level() 222 ((src_width + 32) * fmt->bpp); in _dpu_plane_calc_fill_level() 226 ((src_width + 32) * fmt->bpp); in _dpu_plane_calc_fill_level() 231 ((src_width + 32) * fmt->bpp); in _dpu_plane_calc_fill_level() 234 ((src_width + 32) * fmt->bpp); in _dpu_plane_calc_fill_level() 241 src_width, total_fl); in _dpu_plane_calc_fill_level() [all …]
|
H A D | dpu_hw_util.h | 126 u32 src_width[DPU_MAX_PLANES]; member 288 uint32_t src_width[DPU_MAX_PLANES]; member
|
H A D | dpu_hw_util.c | 310 src_y_rgb = (scaler3_cfg->src_width[0] & 0x1FFFF) | in dpu_hw_setup_scaler3() 313 src_uv = (scaler3_cfg->src_width[1] & 0x1FFFF) | in dpu_hw_setup_scaler3()
|
/linux/drivers/gpu/drm/amd/display/dc/dcn20/ |
H A D | dcn20_dwb.c | 78 REG_UPDATE_2(CNV_SOURCE_SIZE, CNV_SOURCE_WIDTH, params->cnv_params.src_width, in dwb2_config_dwb_cnv() 104 if ((params->cnv_params.src_width != params->dest_width) || in dwb2_enable() 164 if ((params->cnv_params.src_width != params->dest_width) || in dwb2_update() 290 dwb_program_horz_scalar(dwbc20, params->cnv_params.src_width, in dwb2_set_scaler()
|
H A D | dcn20_dwb_scl.c | 723 uint32_t src_width, in dwb_program_horz_scalar() argument 746 src_width, dest_width); in dwb_program_horz_scalar()
|
/linux/drivers/clk/qcom/ |
H A D | clk-regmap-mux-div.h | 31 u32 src_width; member
|
H A D | clk-regmap-mux-div.c | 31 ((BIT(md->src_width) - 1) << md->src_shift); in mux_div_set_src_div() 74 s &= BIT(md->src_width) - 1; in mux_div_get_src_div()
|
/linux/include/uapi/linux/ |
H A D | ivtv.h | 58 __u32 src_width; member
|
/linux/include/linux/ |
H A D | sh_clk.h | 44 unsigned char src_width; /* configuration register */ member 185 .src_width = _src_width, \
|
/linux/drivers/sh/clk/ |
H A D | cpg.c | 204 if (!clk->src_width) { in sh_clk_init_parent() 210 val &= (1 << clk->src_width) - 1; in sh_clk_init_parent() 301 ~(((1 << clk->src_width) - 1) << clk->src_shift); in sh_clk_div6_set_parent()
|
/linux/drivers/media/platform/amphion/ |
H A D | vpu_codec.h | 17 u32 src_width; member
|
H A D | venc.c | 240 venc->params.src_width = cur_fmt->width; in venc_s_fmt() 361 u32 src_width; in venc_valid_crop() local 367 src_width = venc->params.src_width; in venc_valid_crop() 372 if (rect->left > src_width - min_width || rect->top > src_height - min_height) in venc_valid_crop() 375 rect->width = min(rect->width, src_width - rect->left); in venc_valid_crop() 406 venc->params.crop.width = venc->params.src_width; in venc_s_selection() 1178 venc->params.src_width, in venc_get_debug_info()
|
/linux/drivers/dma/ |
H A D | uniphier-xdmac.c | 134 u32 src_mode, src_width; in uniphier_xdmac_chan_start() local 156 src_width = FIELD_PREP(XDMAC_SADM_STW_MASK, __ffs(buswidth)); in uniphier_xdmac_chan_start() 179 src_mode |= src_width; in uniphier_xdmac_chan_start()
|
H A D | dma-axi-dmac.c | 149 unsigned int src_width; member 866 chan->address_align_mask = max(chan->dest_width, chan->src_width) - 1; in axi_dmac_adjust_chan_params() 914 chan->src_width = val / 8; in axi_dmac_parse_chan_dt() 979 chan->src_width = 1 << val; in axi_dmac_read_chan_config() 1109 dma_dev->src_addr_widths = BIT(dmac->chan.src_width); in axi_dmac_probe()
|
/linux/drivers/media/platform/nxp/ |
H A D | imx-pxp.c | 843 u32 src_width, src_height, src_stride, src_fourcc; in pxp_start() local 855 src_width = ctx->q_data[V4L2_M2M_SRC].width; in pxp_start() 924 decx = (src_width <= dst_width) ? 0 : ilog2(src_width / dst_width); in pxp_start() 959 xscale = (src_width >> decx) * 0x1000 / dst_width; in pxp_start() 976 xscale = (src_width - 2) * 0x1000 / (dst_width - 1); in pxp_start() 979 xscale = (src_width - 1) * 0x1000 / (dst_width - 1); in pxp_start()
|
/linux/drivers/gpu/drm/amd/display/dc/ |
H A D | dm_services_types.h | 128 uint32_t src_width; member
|
/linux/include/media/tpg/ |
H A D | v4l2-tpg.h | 135 unsigned src_width, src_height; member 448 return (x * tpg->scaled_width) / tpg->src_width; in tpg_hscale()
|
/linux/sound/core/oss/ |
H A D | pcm_plugin.h | 44 int src_width; /* sample width in bits */ member
|
/linux/drivers/dma/dw/ |
H A D | core.c | 549 unsigned int src_width; in dwc_prep_dma_memcpy() local 566 src_width = dst_width = __ffs(data_width | src | dest | len); in dwc_prep_dma_memcpy() 570 | DWC_CTLL_SRC_WIDTH(src_width) in dwc_prep_dma_memcpy() 581 ctlhi = dw->bytes2block(dwc, len - offset, src_width, &xfer_count); in dwc_prep_dma_memcpy()
|
/linux/drivers/gpu/drm/amd/amdgpu/ |
H A D | dce_v6_0.c | 518 u32 src_width; /* viewport width */ member 683 fixed20_12 src_width; in dce_v6_0_average_bandwidth() local 691 src_width.full = dfixed_const(wm->src_width); in dce_v6_0_average_bandwidth() 692 bandwidth.full = dfixed_mul(src_width, bpp); in dce_v6_0_average_bandwidth() 744 a.full = dfixed_const(max_src_lines_per_dst_line * wm->src_width * wm->bytes_per_pixel); in dce_v6_0_latency_watermark() 809 u32 lb_partitions = wm->lb_size / wm->src_width; in dce_v6_0_check_latency_hiding() 883 wm_high.src_width = mode->crtc_hdisplay; in dce_v6_0_program_watermarks() 910 wm_low.src_width = mode->crtc_hdisplay; in dce_v6_0_program_watermarks()
|
H A D | dce_v8_0.c | 653 u32 src_width; /* viewport width */ member 818 fixed20_12 src_width; in dce_v8_0_average_bandwidth() local 826 src_width.full = dfixed_const(wm->src_width); in dce_v8_0_average_bandwidth() 827 bandwidth.full = dfixed_mul(src_width, bpp); in dce_v8_0_average_bandwidth() 879 a.full = dfixed_const(max_src_lines_per_dst_line * wm->src_width * wm->bytes_per_pixel); in dce_v8_0_latency_watermark() 944 u32 lb_partitions = wm->lb_size / wm->src_width; in dce_v8_0_check_latency_hiding() 1009 wm_high.src_width = mode->crtc_hdisplay; in dce_v8_0_program_watermarks() 1048 wm_low.src_width = mode->crtc_hdisplay; in dce_v8_0_program_watermarks()
|
H A D | dce_v10_0.c | 700 u32 src_width; /* viewport width */ member 865 fixed20_12 src_width; in dce_v10_0_average_bandwidth() local 873 src_width.full = dfixed_const(wm->src_width); in dce_v10_0_average_bandwidth() 874 bandwidth.full = dfixed_mul(src_width, bpp); in dce_v10_0_average_bandwidth() 926 a.full = dfixed_const(max_src_lines_per_dst_line * wm->src_width * wm->bytes_per_pixel); in dce_v10_0_latency_watermark() 991 u32 lb_partitions = wm->lb_size / wm->src_width; in dce_v10_0_check_latency_hiding() 1056 wm_high.src_width = mode->crtc_hdisplay; in dce_v10_0_program_watermarks() 1095 wm_low.src_width = mode->crtc_hdisplay; in dce_v10_0_program_watermarks()
|
/linux/drivers/gpu/drm/amd/display/dc/basics/ |
H A D | dce_calcs.c | 401 data->src_width[maximum_number_of_surfaces - 2] = data->src_width[5]; in calculate_bandwidth() 402 data->src_width[maximum_number_of_surfaces - 1] = data->src_width[5]; in calculate_bandwidth() 405 data->pitch_in_pixels[maximum_number_of_surfaces - 2] = data->src_width[5]; in calculate_bandwidth() 406 data->pitch_in_pixels[maximum_number_of_surfaces - 1] = data->src_width[5]; in calculate_bandwidth() 439 data->src_width_after_surface_type = bw_div(data->src_width[i], bw_int_to_fixed(2)); in calculate_bandwidth() 446 data->src_width_after_surface_type = data->src_width[i]; in calculate_bandwidth() 2825 data->src_width[num_displays + 4] = bw_int_to_fixed(pipe[i].plane_res.scl_data.viewport.width); in populate_initial_data() 2826 data->pitch_in_pixels[num_displays + 4] = data->src_width[num_displays + 4]; in populate_initial_data() 2881 …data->src_width[num_displays * 2 + j] = bw_int_to_fixed(pipe[i].bottom_pipe->plane_res.scl_data.vi… in populate_initial_data() 2928 data->src_width[num_displays + 4] = bw_int_to_fixed(pipe[i].plane_res.scl_data.viewport.width); in populate_initial_data() [all …]
|