Home
last modified time | relevance | path

Searched refs:src_width (Results 1 – 25 of 31) sorted by relevance

12

/linux/drivers/gpu/drm/amd/display/dc/dcn20/
H A Ddcn20_dwb.c78 REG_UPDATE_2(CNV_SOURCE_SIZE, CNV_SOURCE_WIDTH, params->cnv_params.src_width, in dwb2_config_dwb_cnv()
104 if ((params->cnv_params.src_width != params->dest_width) || in dwb2_enable()
164 if ((params->cnv_params.src_width != params->dest_width) || in dwb2_update()
290 dwb_program_horz_scalar(dwbc20, params->cnv_params.src_width, in dwb2_set_scaler()
H A Ddcn20_dwb_scl.c723 uint32_t src_width, in dwb_program_horz_scalar() argument
746 src_width, dest_width); in dwb_program_horz_scalar()
H A Ddcn20_dwb.h424 uint32_t src_width,
/linux/drivers/iio/buffer/
H A Dindustrialio-buffer-dmaengine.c222 unsigned int width, src_width, dest_width; in iio_dmaengine_buffer_alloc() local
236 src_width = __ffs(caps.src_addr_widths); in iio_dmaengine_buffer_alloc()
238 src_width = 1; in iio_dmaengine_buffer_alloc()
243 width = max(src_width, dest_width); in iio_dmaengine_buffer_alloc()
/linux/drivers/gpu/drm/msm/disp/dpu1/
H A Ddpu_plane.c121 int src_width, src_height, dst_height, fps; in _dpu_plane_calc_bw() local
129 src_width = drm_rect_width(&pipe_cfg->src_rect); in _dpu_plane_calc_bw()
140 plane_pixel_rate = src_width * mode->vtotal * fps; in _dpu_plane_calc_bw()
199 const struct msm_format *fmt, u32 src_width) in _dpu_plane_calc_fill_level() argument
205 if (!fmt || !pipe || !src_width || !fmt->bpp) { in _dpu_plane_calc_fill_level()
222 ((src_width + 32) * fmt->bpp); in _dpu_plane_calc_fill_level()
226 ((src_width + 32) * fmt->bpp); in _dpu_plane_calc_fill_level()
231 ((src_width + 32) * fmt->bpp); in _dpu_plane_calc_fill_level()
234 ((src_width + 32) * fmt->bpp); in _dpu_plane_calc_fill_level()
241 src_width, total_fl); in _dpu_plane_calc_fill_level()
[all …]
H A Ddpu_hw_util.h126 u32 src_width[DPU_MAX_PLANES]; member
288 uint32_t src_width[DPU_MAX_PLANES]; member
H A Ddpu_hw_util.c310 src_y_rgb = (scaler3_cfg->src_width[0] & 0x1FFFF) | in dpu_hw_setup_scaler3()
313 src_uv = (scaler3_cfg->src_width[1] & 0x1FFFF) | in dpu_hw_setup_scaler3()
/linux/drivers/clk/qcom/
H A Dclk-regmap-mux-div.h31 u32 src_width; member
H A Dclk-regmap-mux-div.c31 ((BIT(md->src_width) - 1) << md->src_shift); in mux_div_set_src_div()
74 s &= BIT(md->src_width) - 1; in mux_div_get_src_div()
H A Dapcs-sdx55.c78 a7cc->src_width = 3; in qcom_apcs_sdx55_clk_probe()
H A Dapcs-msm8916.c81 a53cc->src_width = 3; in qcom_apcs_msm8916_clk_probe()
/linux/include/linux/
H A Dsh_clk.h44 unsigned char src_width; /* configuration register */ member
185 .src_width = _src_width, \
/linux/drivers/sh/clk/
H A Dcpg.c207 if (!clk->src_width) { in sh_clk_init_parent()
213 val &= (1 << clk->src_width) - 1; in sh_clk_init_parent()
304 ~(((1 << clk->src_width) - 1) << clk->src_shift); in sh_clk_div6_set_parent()
/linux/drivers/media/platform/amphion/
H A Dvpu_codec.h17 u32 src_width; member
H A Dvpu_windsor.c404 u32 src_width; member
991 windsor->src_width = params->src_width; in vpu_windsor_set_size()
/linux/sound/core/oss/
H A Dpcm_plugin.h44 int src_width; /* sample width in bits */ member
H A Dpcm_plugin.c172 plugin->src_width = snd_pcm_format_physical_width(src_format->format); in snd_pcm_plugin_build()
173 snd_BUG_ON(plugin->src_width <= 0); in snd_pcm_plugin_build()
/linux/include/media/tpg/
H A Dv4l2-tpg.h135 unsigned src_width, src_height; member
448 return (x * tpg->scaled_width) / tpg->src_width; in tpg_hscale()
/linux/drivers/dma/dw/
H A Dcore.c549 unsigned int src_width; in dwc_prep_dma_memcpy() local
566 src_width = dst_width = __ffs(data_width | src | dest | len); in dwc_prep_dma_memcpy()
570 | DWC_CTLL_SRC_WIDTH(src_width) in dwc_prep_dma_memcpy()
581 ctlhi = dw->bytes2block(dwc, len - offset, src_width, &xfer_count); in dwc_prep_dma_memcpy()
/linux/drivers/gpu/drm/amd/amdgpu/
H A Ddce_v8_0.c653 u32 src_width; /* viewport width */ member
818 fixed20_12 src_width; in dce_v8_0_average_bandwidth() local
826 src_width.full = dfixed_const(wm->src_width); in dce_v8_0_average_bandwidth()
827 bandwidth.full = dfixed_mul(src_width, bpp); in dce_v8_0_average_bandwidth()
879 a.full = dfixed_const(max_src_lines_per_dst_line * wm->src_width * wm->bytes_per_pixel); in dce_v8_0_latency_watermark()
944 u32 lb_partitions = wm->lb_size / wm->src_width; in dce_v8_0_check_latency_hiding()
1009 wm_high.src_width = mode->crtc_hdisplay; in dce_v8_0_program_watermarks()
1048 wm_low.src_width = mode->crtc_hdisplay; in dce_v8_0_program_watermarks()
H A Ddce_v10_0.c700 u32 src_width; /* viewport width */ member
865 fixed20_12 src_width; in dce_v10_0_average_bandwidth() local
873 src_width.full = dfixed_const(wm->src_width); in dce_v10_0_average_bandwidth()
874 bandwidth.full = dfixed_mul(src_width, bpp); in dce_v10_0_average_bandwidth()
926 a.full = dfixed_const(max_src_lines_per_dst_line * wm->src_width * wm->bytes_per_pixel); in dce_v10_0_latency_watermark()
991 u32 lb_partitions = wm->lb_size / wm->src_width; in dce_v10_0_check_latency_hiding()
1056 wm_high.src_width = mode->crtc_hdisplay; in dce_v10_0_program_watermarks()
1095 wm_low.src_width = mode->crtc_hdisplay; in dce_v10_0_program_watermarks()
H A Ddce_v6_0.c553 u32 src_width; /* viewport width */ member
718 fixed20_12 src_width; in dce_v6_0_average_bandwidth() local
726 src_width.full = dfixed_const(wm->src_width); in dce_v6_0_average_bandwidth()
727 bandwidth.full = dfixed_mul(src_width, bpp); in dce_v6_0_average_bandwidth()
779 a.full = dfixed_const(max_src_lines_per_dst_line * wm->src_width * wm->bytes_per_pixel); in dce_v6_0_latency_watermark()
844 u32 lb_partitions = wm->lb_size / wm->src_width; in dce_v6_0_check_latency_hiding()
918 wm_high.src_width = mode->crtc_hdisplay; in dce_v6_0_program_watermarks()
945 wm_low.src_width = mode->crtc_hdisplay; in dce_v6_0_program_watermarks()
/linux/drivers/gpu/drm/amd/display/dc/dwb/dcn30/
H A Ddcn30_dwb.c71 REG_UPDATE_2(FC_SOURCE_SIZE, FC_SOURCE_WIDTH, params->cnv_params.src_width, in dwb3_config_fc()
/linux/drivers/gpu/drm/radeon/
H A Devergreen.c1939 u32 src_width; /* viewport width */ member
2048 fixed20_12 src_width; in evergreen_average_bandwidth() local
2056 src_width.full = dfixed_const(wm->src_width); in evergreen_average_bandwidth()
2057 bandwidth.full = dfixed_mul(src_width, bpp); in evergreen_average_bandwidth()
2097 a.full = dfixed_const(max_src_lines_per_dst_line * wm->src_width * wm->bytes_per_pixel); in evergreen_latency_watermark()
2131 u32 lb_partitions = wm->lb_size / wm->src_width; in evergreen_check_latency_hiding()
2194 wm_high.src_width = mode->crtc_hdisplay; in evergreen_program_watermarks()
2221 wm_low.src_width = mode->crtc_hdisplay; in evergreen_program_watermarks()
/linux/drivers/gpu/drm/amd/display/dc/inc/
H A Ddce_calcs.h391 struct bw_fixed src_width[maximum_number_of_surfaces]; member

12