Home
last modified time | relevance | path

Searched refs:spi0_parents (Results 1 – 2 of 2) sorted by relevance

/linux/drivers/clk/mediatek/
H A Dclk-mt7622.c111 static const char * const spi0_parents[] = { variable
408 MUX_GATE(CLK_TOP_SPI0_SEL, "spi0_sel", spi0_parents,
/linux/drivers/clk/spacemit/
H A Dccu-k3.c341 static const struct clk_parent_data spi0_parents[] = { variable
351 CCU_MUX_GATE_DEFINE(spi0_clk, spi0_parents, APBC_SSP0_CLK_RST, 4, 3, BIT(1), 0);