Home
last modified time | relevance | path

Searched refs:soc_data (Results 1 – 25 of 51) sorted by relevance

123

/linux/drivers/phy/ti/
H A Dphy-gmii-sel.c61 const struct phy_gmii_sel_soc_data *soc_data; member
74 const struct phy_gmii_sel_soc_data *soc_data = if_phy->priv->soc_data; in phy_gmii_sel_mode() local
105 if (!(soc_data->extra_modes & BIT(PHY_INTERFACE_MODE_QSGMII))) in phy_gmii_sel_mode()
114 if (!(soc_data->extra_modes & BIT(PHY_INTERFACE_MODE_SGMII))) in phy_gmii_sel_mode()
121 if (!(soc_data->extra_modes & BIT(PHY_INTERFACE_MODE_USXGMII))) in phy_gmii_sel_mode()
132 if (soc_data->features & BIT(PHY_GMII_SEL_FIXED_TX_DELAY) && in phy_gmii_sel_mode()
149 if (soc_data->features & BIT(PHY_GMII_SEL_RGMII_ID_MODE) && in phy_gmii_sel_mode()
157 if (soc_data->features & BIT(PHY_GMII_SEL_RMII_IO_CLK_EN) && in phy_gmii_sel_mode()
341 if (priv->soc_data->features & BIT(PHY_GMII_SEL_RMII_IO_CLK_EN) && in phy_gmii_sel_of_xlate()
350 if (priv->soc_data->features & BIT(PHY_GMII_SEL_RMII_IO_CLK_EN)) in phy_gmii_sel_of_xlate()
[all …]
/linux/sound/soc/tegra/
H A Dtegra210_i2s.c56 regmap_write(i2s->regmap, TEGRA210_I2S_SLOT_CTRL + i2s->soc_data->i2s_ctrl_offset, in tegra210_i2s_set_slot_ctrl()
58 regmap_write(i2s->regmap, TEGRA210_I2S_TX_SLOT_CTRL + i2s->soc_data->tx_offset, in tegra210_i2s_set_slot_ctrl()
70 regmap_read(i2s->regmap, TEGRA210_I2S_CTRL + i2s->soc_data->i2s_ctrl_offset, &val); in tegra210_i2s_set_clock_rate()
117 reset_reg = TEGRA210_I2S_TX_SOFT_RESET + i2s->soc_data->tx_offset; in tegra210_i2s_sw_reset()
118 cif_reg = TEGRA210_I2S_TX_CIF_CTRL + i2s->soc_data->tx_offset; in tegra210_i2s_sw_reset()
119 stream_reg = TEGRA210_I2S_TX_CTRL + i2s->soc_data->tx_offset; in tegra210_i2s_sw_reset()
125 regmap_read(i2s->regmap, TEGRA210_I2S_CTRL + i2s->soc_data->i2s_ctrl_offset, &i2s_ctrl); in tegra210_i2s_sw_reset()
142 regmap_write(i2s->regmap, TEGRA210_I2S_CTRL + i2s->soc_data->i2s_ctrl_offset, i2s_ctrl); in tegra210_i2s_sw_reset()
160 } else if (w->reg == (TEGRA210_I2S_TX_ENABLE + i2s->soc_data->tx_offset)) { in tegra210_i2s_init()
162 status_reg = TEGRA210_I2S_TX_STATUS + i2s->soc_data in tegra210_i2s_init()
[all...]
H A Dtegra210_adx.c53 adx->soc_data->cya_offset, in tegra210_adx_write_map_ram()
58 for (i = 0; i < adx->soc_data->ram_depth; i++) in tegra210_adx_write_map_ram()
60 adx->soc_data->cya_offset, in tegra210_adx_write_map_ram()
63 for (i = 0; i < adx->soc_data->byte_mask_size; i++) in tegra210_adx_write_map_ram()
137 if (channels < 1 || channels > adx->soc_data->max_ch) in tegra210_adx_set_audio_cif()
160 if (adx->soc_data->max_ch == 32) in tegra210_adx_set_audio_cif()
497 if (adx->soc_data->num_controls) { in tegra210_adx_component_probe()
498 err = snd_soc_add_component_controls(component, adx->soc_data->controls, in tegra210_adx_component_probe()
499 adx->soc_data->num_controls); in tegra210_adx_component_probe()
674 struct tegra210_adx_soc_data *soc_data; in tegra210_adx_platform_probe() local
[all...]
H A Dtegra210_admaif.c24 #define CH_TX_REG(reg, id) CH_REG(admaif->soc_data->tx_base, reg, id)
26 #define CH_RX_REG(reg, id) CH_REG(admaif->soc_data->rx_base, reg, id)
122 unsigned int num_ch = admaif->soc_data->num_ch; in tegra_admaif_wr_reg()
123 unsigned int rx_base = admaif->soc_data->rx_base; in tegra_admaif_wr_reg()
124 unsigned int tx_base = admaif->soc_data->tx_base; in tegra_admaif_wr_reg()
125 unsigned int global_base = admaif->soc_data->global_base; in tegra_admaif_wr_reg()
126 unsigned int reg_max = admaif->soc_data->regmap_conf->max_register; in tegra_admaif_wr_reg()
156 unsigned int num_ch = admaif->soc_data->num_ch; in tegra_admaif_rd_reg()
157 unsigned int rx_base = admaif->soc_data->rx_base; in tegra_admaif_rd_reg()
158 unsigned int tx_base = admaif->soc_data in tegra_admaif_rd_reg()
[all...]
H A Dtegra210_amx.c65 regmap_write(amx->regmap, TEGRA210_AMX_CFG_RAM_CTRL + amx->soc_data->reg_offset, in tegra210_amx_write_map_ram()
70 for (i = 0; i < amx->soc_data->ram_depth; i++) in tegra210_amx_write_map_ram()
71 regmap_write(amx->regmap, TEGRA210_AMX_CFG_RAM_DATA + amx->soc_data->reg_offset, in tegra210_amx_write_map_ram()
74 for (i = 0; i < amx->soc_data->byte_mask_size; i++) in tegra210_amx_write_map_ram()
174 if (amx->soc_data->max_ch == TEGRA264_AMX_MAX_CHANNEL) in tegra210_amx_set_audio_cif()
188 if (amx->soc_data->auto_disable) { in tegra210_amx_in_hw_params()
191 amx->soc_data->reg_offset), in tegra210_amx_in_hw_params()
193 regmap_write(amx->regmap, TEGRA210_AMX_CYA + amx->soc_data->reg_offset, 1); in tegra210_amx_in_hw_params()
508 if (amx->soc_data->num_controls) { in tegra210_amx_component_probe()
509 err = snd_soc_add_component_controls(component, amx->soc_data in tegra210_amx_component_probe()
[all...]
H A Dtegra_isomgr_bw.c100 adma_isomgr->max_pcm_device = admaif->soc_data->num_ch; in tegra_isomgr_adma_register()
102 admaif->soc_data->max_stream_ch * adma_isomgr->max_pcm_device; in tegra_isomgr_adma_register()
H A Dtegra210_ahub.c29 for (i = 0; i < ahub->soc_data->reg_count; i++) { in tegra_ahub_get_value_enum()
32 reg = e->reg + (ahub->soc_data->xbar_part_size * i); in tegra_ahub_get_value_enum()
34 reg_val &= ahub->soc_data->mask[i]; in tegra_ahub_get_value_enum()
82 for (i = 0; i < ahub->soc_data->reg_count; i++) { in tegra_ahub_put_value_enum()
83 update[i].reg = e->reg + (ahub->soc_data->xbar_part_size * i); in tegra_ahub_put_value_enum()
85 update[i].mask = ahub->soc_data->mask[i]; in tegra_ahub_put_value_enum()
2201 ahub->soc_data = of_device_get_match_data(&pdev->dev); in tegra_ahub_probe()
2202 if (!ahub->soc_data) in tegra_ahub_probe()
2218 ahub->soc_data->regmap_config); in tegra_ahub_probe()
2227 ahub->soc_data in tegra_ahub_probe()
[all...]
/linux/drivers/soc/renesas/
H A Drz-sysc.c33 const struct rz_sysc_soc_id_init_data *soc_data = sysc_data->soc_id_init_data; in rz_sysc_soc_init() local
52 soc_dev_attr->family = devm_kstrdup(sysc->dev, soc_data->family, GFP_KERNEL); in rz_sysc_soc_init()
60 val = readl(sysc->base + soc_data->devid_offset); in rz_sysc_soc_init()
61 revision = field_get(soc_data->revision_mask, val); in rz_sysc_soc_init()
62 specific_id = field_get(soc_data->specific_id_mask, val); in rz_sysc_soc_init()
67 if (soc_data->id && specific_id != soc_data->id) { in rz_sysc_soc_init()
73 if (soc_data->print_id) { in rz_sysc_soc_init()
74 soc_data->print_id(sysc->dev, sysc->base, soc_dev_attr); in rz_sysc_soc_init()
/linux/drivers/nvmem/
H A Dqfprom.c80 const struct qfprom_soc_data *soc_data; member
188 int qfprom_blow_uV = priv->soc_data->qfprom_blow_uV; in qfprom_enable_fuse_blowing()
197 ret = clk_set_rate(priv->secclk, priv->soc_data->qfprom_blow_set_freq); in qfprom_enable_fuse_blowing()
229 writel(priv->soc_data->qfprom_blow_timer_value, in qfprom_enable_fuse_blowing()
231 writel(priv->soc_data->accel_value, in qfprom_enable_fuse_blowing()
383 const struct qfprom_soc_compatible_data *soc_data; in qfprom_probe() local
401 soc_data = device_get_match_data(dev); in qfprom_probe()
402 if (soc_data) { in qfprom_probe()
403 econfig.keepout = soc_data->keepout; in qfprom_probe()
404 econfig.nkeepout = soc_data->nkeepout; in qfprom_probe()
[all …]
/linux/arch/arm/mach-imx/
H A Dpm-imx5.c324 static int __init imx5_suspend_init(const struct imx5_pm_data *soc_data) in imx5_suspend_init() argument
329 void (*suspend_asm)(void __iomem *) = soc_data->suspend_asm; in imx5_suspend_init()
334 if (!soc_data->suspend_asm_sz || !*soc_data->suspend_asm_sz) in imx5_suspend_init()
338 *soc_data->suspend_asm_sz + sizeof(*suspend_info), in imx5_suspend_init()
345 suspend_info->io_count = soc_data->suspend_io_count; in imx5_suspend_init()
346 memcpy(suspend_info->io_state, soc_data->suspend_io_config, in imx5_suspend_init()
347 sizeof(*suspend_info->io_state) * soc_data->suspend_io_count); in imx5_suspend_init()
349 suspend_info->m4if_base = ioremap(soc_data->m4if_addr, SZ_16K); in imx5_suspend_init()
355 suspend_info->iomuxc_base = ioremap(soc_data->iomuxc_addr, SZ_16K); in imx5_suspend_init()
364 *soc_data->suspend_asm_sz); in imx5_suspend_init()
/linux/sound/soc/fsl/
H A Dfsl_sai.c89 unsigned int ofs = sai->soc_data->reg_offset; in fsl_sai_isr()
223 unsigned int ofs = sai->soc_data->reg_offset; in fsl_sai_set_dai_sysclk_tr()
308 unsigned int ofs = sai->soc_data->reg_offset; in fsl_sai_set_dai_fmt_tr()
447 unsigned int reg, ofs = sai->soc_data->reg_offset; in fsl_sai_set_bclk()
464 id = sai->soc_data->mclk0_is_mclk1 ? 1 : 0; in fsl_sai_set_bclk()
558 unsigned int ofs = sai->soc_data->reg_offset; in fsl_sai_hw_params()
702 watermark = tx ? (sai->soc_data->fifo_depth - dma_params->maxburst) : in fsl_sai_hw_params()
705 FSL_SAI_CR1_RFW_MASK(sai->soc_data->fifo_depth), in fsl_sai_hw_params()
710 for (i = 0; i < sai->soc_data->pins; i++) { in fsl_sai_hw_params()
729 if (sai->soc_data->mclk_with_tere && sai->mclk_direction_output && in fsl_sai_hw_params()
[all …]
H A Dfsl_xcvr.c38 const struct fsl_xcvr_soc_data *soc_data; member
338 if (!xcvr->soc_data->use_phy) in fsl_xcvr_en_phy_pll()
361 switch (xcvr->soc_data->pll_ver) { in fsl_xcvr_en_phy_pll()
415 dev_err(dev, "Error for PLL version %d\n", xcvr->soc_data->pll_ver); in fsl_xcvr_en_phy_pll()
450 freq = xcvr->soc_data->spdif_only ? freq / 5 : freq; in fsl_xcvr_en_aud_pll()
465 if (!xcvr->soc_data->use_phy) in fsl_xcvr_en_aud_pll()
508 if (xcvr->soc_data->spdif_only && tx) { in fsl_xcvr_prepare()
637 if (xcvr->soc_data->use_edma) in fsl_xcvr_startup()
646 if (xcvr->soc_data->spdif_only && tx) in fsl_xcvr_startup()
663 if (!xcvr->soc_data in fsl_xcvr_startup()
[all...]
H A Dfsl_rpmsg.c213 rpmsg->soc_data = of_device_get_match_data(&pdev->dev); in fsl_rpmsg_probe()
215 if (rpmsg->soc_data) { in fsl_rpmsg_probe()
216 dai_drv->playback.rates = rpmsg->soc_data->rates; in fsl_rpmsg_probe()
217 dai_drv->capture.rates = rpmsg->soc_data->rates; in fsl_rpmsg_probe()
218 dai_drv->playback.formats = rpmsg->soc_data->formats; in fsl_rpmsg_probe()
219 dai_drv->capture.formats = rpmsg->soc_data->formats; in fsl_rpmsg_probe()
H A Dfsl_rpmsg.h41 const struct fsl_rpmsg_soc_data *soc_data; member
/linux/drivers/iio/adc/
H A Dingenic-adc.c110 const struct ingenic_adc_soc_data *soc_data; member
251 if (!adc->soc_data->battery_vref_mode) in ingenic_adc_write_raw()
618 *length = adc->soc_data->battery_raw_avail_size; in ingenic_adc_read_avail()
619 *vals = adc->soc_data->battery_raw_avail; in ingenic_adc_read_avail()
623 *length = adc->soc_data->battery_scale_avail_size; in ingenic_adc_read_avail()
624 *vals = adc->soc_data->battery_scale_avail; in ingenic_adc_read_avail()
647 if (adc->soc_data->has_aux_md && engine == 0) { in ingenic_adc_read_chan_info_raw()
710 *val = adc->soc_data->battery_high_vref; in ingenic_adc_read_raw()
711 *val2 = adc->soc_data->battery_high_vref_bits; in ingenic_adc_read_raw()
825 const struct ingenic_adc_soc_data *soc_data; in ingenic_adc_probe() local
[all …]
/linux/drivers/thermal/
H A Dimx_thermal.c222 const struct thermal_soc_data *soc_data = data->socdata; in imx_set_panic_temp() local
228 regmap_write(map, soc_data->panic_alarm_ctrl + REG_CLR, in imx_set_panic_temp()
229 soc_data->panic_alarm_mask); in imx_set_panic_temp()
230 regmap_write(map, soc_data->panic_alarm_ctrl + REG_SET, in imx_set_panic_temp()
231 critical_value << soc_data->panic_alarm_shift); in imx_set_panic_temp()
238 const struct thermal_soc_data *soc_data = data->socdata; in imx_set_alarm_temp() local
248 regmap_write(map, soc_data->high_alarm_ctrl + REG_CLR, in imx_set_alarm_temp()
249 soc_data->high_alarm_mask); in imx_set_alarm_temp()
250 regmap_write(map, soc_data->high_alarm_ctrl + REG_SET, in imx_set_alarm_temp()
251 alarm_value << soc_data->high_alarm_shift); in imx_set_alarm_temp()
[all …]
/linux/drivers/soc/fsl/
H A Dguts.c186 const struct fsl_soc_data *soc_data; in fsl_guts_init() local
199 soc_data = match->data; in fsl_guts_init()
247 if (soc_data) in fsl_guts_init()
248 soc_uid = fsl_guts_get_soc_uid(soc_data->sfp_compat, in fsl_guts_init()
249 soc_data->uid_offset); in fsl_guts_init()
/linux/drivers/pinctrl/nxp/
H A Dpinctrl-s32cc.c114 unsigned int mem_regions = ipctl->info->soc_data->mem_regions; in s32_get_region()
708 for (i = 0; i < info->soc_data->npins; i++) { in s32_pinctrl_suspend()
709 pin = &info->soc_data->pins[i]; in s32_pinctrl_suspend()
733 for (i = 0; i < info->soc_data->npins; i++) { in s32_pinctrl_resume()
734 pin = &info->soc_data->pins[i]; in s32_pinctrl_resume()
847 unsigned int mem_regions = info->soc_data->mem_regions; in s32_pinctrl_probe_dt()
885 ipctl->regions[i].pin_range = &info->soc_data->mem_pin_ranges[i]; in s32_pinctrl_probe_dt()
920 const struct s32_pinctrl_soc_data *soc_data) in s32_pinctrl_probe() argument
930 if (!soc_data || !soc_data->pins || !soc_data->npins) { in s32_pinctrl_probe()
939 info->soc_data = soc_data; in s32_pinctrl_probe()
[all …]
H A Dpinctrl-s32.h46 const struct s32_pinctrl_soc_data *soc_data; member
58 const struct s32_pinctrl_soc_data *soc_data);
/linux/drivers/soc/rockchip/
H A Dio-domain.c81 const struct rockchip_iodomain_soc_data *soc_data; member
141 ret = regmap_write(iod->grf, iod->soc_data->grf_offset, val); in rockchip_iodomain_write()
630 iod->soc_data = match->data; in rockchip_iodomain_probe()
632 if (iod->soc_data->write) in rockchip_iodomain_probe()
633 iod->write = iod->soc_data->write; in rockchip_iodomain_probe()
651 const char *supply_name = iod->soc_data->supply_names[i]; in rockchip_iodomain_probe()
713 if (iod->soc_data->init) in rockchip_iodomain_probe()
714 iod->soc_data->init(iod); in rockchip_iodomain_probe()
/linux/drivers/clk/
H A Dclk-aspeed.c384 const struct aspeed_clk_soc_data *soc_data; in aspeed_clk_probe() local
415 soc_data = of_device_get_match_data(dev); in aspeed_clk_probe()
416 if (!soc_data) { in aspeed_clk_probe()
438 hw = soc_data->calc_pll("mpll", val); in aspeed_clk_probe()
451 soc_data->div_table, in aspeed_clk_probe()
460 soc_data->mac_div_table, in aspeed_clk_probe()
493 soc_data->div_table, in aspeed_clk_probe()
502 soc_data->div_table, in aspeed_clk_probe()
525 3, 0, soc_data->eclk_div_table, in aspeed_clk_probe()
H A Dclk-en7523.c499 const struct en_clk_soc_data *soc_data = device_get_match_data(dev); in en7523_register_pcie_clk() local
502 .ops = &soc_data->pcie_ops, in en7523_register_pcie_clk()
761 const struct en_clk_soc_data *soc_data; in en7523_clk_probe() local
765 soc_data = device_get_match_data(&pdev->dev); in en7523_clk_probe()
768 struct_size(clk_data, hws, soc_data->num_clocks), in en7523_clk_probe()
773 clk_data->num = soc_data->num_clocks; in en7523_clk_probe()
774 r = soc_data->hw_init(pdev, clk_data); in en7523_clk_probe()
/linux/drivers/phy/cadence/
H A Dcdns-dphy-rx.c174 const struct cdns_dphy_soc_data *soc_data = NULL; in cdns_dphy_rx_configure() local
180 soc_data = soc->data; in cdns_dphy_rx_configure()
181 if (!soc || (soc_data && !soc_data->has_hw_cmn_rstb)) { in cdns_dphy_rx_configure()
/linux/sound/soc/rockchip/
H A Drockchip_i2s_tdm.c59 const struct rk_i2s_soc_data *soc_data; member
575 val <<= i2s_tdm->soc_data->grf_shift; in rockchip_i2s_io_multiplex()
576 val |= (I2S_IO_DIRECTION_MASK << i2s_tdm->soc_data->grf_shift) << 16; in rockchip_i2s_io_multiplex()
577 regmap_write(i2s_tdm->grf, i2s_tdm->soc_data->grf_reg_offset, val); in rockchip_i2s_io_multiplex()
932 const struct txrx_config *configs = i2s_tdm->soc_data->configs; in common_soc_init()
945 for (i = 0; i < i2s_tdm->soc_data->config_count; i++) { in common_soc_init()
1237 i2s_tdm->soc_data = device_get_match_data(&pdev->dev); in rockchip_i2s_tdm_probe()
1353 if (i2s_tdm->soc_data && i2s_tdm->soc_data->init) in rockchip_i2s_tdm_probe()
1354 i2s_tdm->soc_data in rockchip_i2s_tdm_probe()
[all...]
/linux/drivers/dma/ti/
H A Dk3-udma-private.c171 const struct udma_oes_offsets *oes = &ud->soc_data->oes; in xudma_pktdma_tflow_get_irq()
179 const struct udma_oes_offsets *oes = &ud->soc_data->oes; in xudma_pktdma_rflow_get_irq()

123