Home
last modified time | relevance | path

Searched refs:smu_wm_set (Results 1 – 10 of 10) sorted by relevance

/linux/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn316/
H A Ddcn316_clk_mgr.c402 struct dcn316_watermarks *table = clk_mgr_dcn316->smu_wm_set.wm_set; in dcn316_notify_wm_ranges()
407 if (!table || clk_mgr_dcn316->smu_wm_set.mc_address.quad_part == 0) in dcn316_notify_wm_ranges()
415 clk_mgr_dcn316->smu_wm_set.mc_address.high_part); in dcn316_notify_wm_ranges()
417 clk_mgr_dcn316->smu_wm_set.mc_address.low_part); in dcn316_notify_wm_ranges()
595 clk_mgr->smu_wm_set.wm_set = (struct dcn316_watermarks *)dm_helpers_allocate_gpu_mem( in dcn316_clk_mgr_construct()
599 &clk_mgr->smu_wm_set.mc_address.quad_part); in dcn316_clk_mgr_construct()
601 if (!clk_mgr->smu_wm_set.wm_set) { in dcn316_clk_mgr_construct()
602 clk_mgr->smu_wm_set.wm_set = &dummy_wms; in dcn316_clk_mgr_construct()
603 clk_mgr->smu_wm_set.mc_address.quad_part = 0; in dcn316_clk_mgr_construct()
605 ASSERT(clk_mgr->smu_wm_set.wm_set); in dcn316_clk_mgr_construct()
[all …]
H A Ddcn316_clk_mgr.h39 struct dcn316_smu_watermark_set smu_wm_set; member
/linux/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn301/
H A Dvg_clk_mgr.c446 struct watermarks *table = clk_mgr_vgh->smu_wm_set.wm_set; in vg_notify_wm_ranges()
451 if (!table || clk_mgr_vgh->smu_wm_set.mc_address.quad_part == 0) in vg_notify_wm_ranges()
459 clk_mgr_vgh->smu_wm_set.mc_address.high_part); in vg_notify_wm_ranges()
461 clk_mgr_vgh->smu_wm_set.mc_address.low_part); in vg_notify_wm_ranges()
683 clk_mgr->smu_wm_set.wm_set = (struct watermarks *)dm_helpers_allocate_gpu_mem( in vg_clk_mgr_construct()
687 &clk_mgr->smu_wm_set.mc_address.quad_part); in vg_clk_mgr_construct()
689 if (!clk_mgr->smu_wm_set.wm_set) { in vg_clk_mgr_construct()
690 clk_mgr->smu_wm_set.wm_set = &dummy_wms; in vg_clk_mgr_construct()
691 clk_mgr->smu_wm_set.mc_address.quad_part = 0; in vg_clk_mgr_construct()
693 ASSERT(clk_mgr->smu_wm_set.wm_set); in vg_clk_mgr_construct()
[all …]
H A Dvg_clk_mgr.h42 struct smu_watermark_set smu_wm_set; member
/linux/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn315/
H A Ddcn315_clk_mgr.c440 struct dcn315_watermarks *table = clk_mgr_dcn315->smu_wm_set.wm_set; in dcn315_notify_wm_ranges()
445 if (!table || clk_mgr_dcn315->smu_wm_set.mc_address.quad_part == 0) in dcn315_notify_wm_ranges()
453 clk_mgr_dcn315->smu_wm_set.mc_address.high_part); in dcn315_notify_wm_ranges()
455 clk_mgr_dcn315->smu_wm_set.mc_address.low_part); in dcn315_notify_wm_ranges()
624 clk_mgr->smu_wm_set.wm_set = (struct dcn315_watermarks *)dm_helpers_allocate_gpu_mem( in dcn315_clk_mgr_construct()
628 &clk_mgr->smu_wm_set.mc_address.quad_part); in dcn315_clk_mgr_construct()
630 if (!clk_mgr->smu_wm_set.wm_set) { in dcn315_clk_mgr_construct()
631 clk_mgr->smu_wm_set.wm_set = &dummy_wms; in dcn315_clk_mgr_construct()
632 clk_mgr->smu_wm_set.mc_address.quad_part = 0; in dcn315_clk_mgr_construct()
634 ASSERT(clk_mgr->smu_wm_set.wm_set); in dcn315_clk_mgr_construct()
[all …]
H A Ddcn315_clk_mgr.h39 struct dcn315_smu_watermark_set smu_wm_set; member
/linux/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn35/
H A Ddcn35_clk_mgr.c788 struct dcn35_watermarks *table = clk_mgr_dcn35->smu_wm_set.wm_set; in dcn35_notify_wm_ranges()
793 if (!table || clk_mgr_dcn35->smu_wm_set.mc_address.quad_part == 0) in dcn35_notify_wm_ranges()
801 clk_mgr_dcn35->smu_wm_set.mc_address.high_part); in dcn35_notify_wm_ranges()
803 clk_mgr_dcn35->smu_wm_set.mc_address.low_part); in dcn35_notify_wm_ranges()
1259 clk_mgr->smu_wm_set.wm_set = (struct dcn35_watermarks *)dm_helpers_allocate_gpu_mem( in dcn35_clk_mgr_construct()
1263 &clk_mgr->smu_wm_set.mc_address.quad_part); in dcn35_clk_mgr_construct()
1265 if (!clk_mgr->smu_wm_set.wm_set) { in dcn35_clk_mgr_construct()
1266 clk_mgr->smu_wm_set.wm_set = &dummy_wms; in dcn35_clk_mgr_construct()
1267 clk_mgr->smu_wm_set.mc_address.quad_part = 0; in dcn35_clk_mgr_construct()
1269 ASSERT(clk_mgr->smu_wm_set.wm_set); in dcn35_clk_mgr_construct()
[all …]
H A Ddcn35_clk_mgr.h46 struct dcn35_smu_watermark_set smu_wm_set; member
/linux/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn31/
H A Ddcn31_clk_mgr.h39 struct dcn31_smu_watermark_set smu_wm_set; member
/linux/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn314/
H A Ddcn314_clk_mgr.h42 struct dcn314_smu_watermark_set smu_wm_set; member