Searched refs:sh_num (Results 1 – 6 of 6) sorted by relevance
| /linux/drivers/gpu/drm/amd/amdgpu/ |
| H A D | soc21.c | 310 u32 sh_num, u32 reg_offset) in soc21_read_indexed_register() argument
315 if (se_num != 0xffffffff || sh_num != 0xffffffff) in soc21_read_indexed_register()
316 amdgpu_gfx_select_se_sh(adev, se_num, sh_num, 0xffffffff, 0); in soc21_read_indexed_register()
320 if (se_num != 0xffffffff || sh_num != 0xffffffff) in soc21_read_indexed_register()
328 u32 sh_num, u32 reg_offset) in soc21_get_register_value() argument
331 return soc21_read_indexed_register(adev, se_num, sh_num, reg_offset); in soc21_get_register_value()
340 u32 sh_num, u32 reg_offset, u32 *value) in soc21_read_register() argument
356 se_num, sh_num, reg_offset); in soc21_read_register()
|
| H A D | soc15.c | 405 u32 sh_num, u32 reg_offset) in soc15_read_indexed_register() argument
410 if (se_num != 0xffffffff || sh_num != 0xffffffff) in soc15_read_indexed_register()
411 amdgpu_gfx_select_se_sh(adev, se_num, sh_num, 0xffffffff, 0); in soc15_read_indexed_register()
415 if (se_num != 0xffffffff || sh_num != 0xffffffff) in soc15_read_indexed_register()
423 u32 sh_num, u32 reg_offset) in soc15_get_register_value() argument
426 return soc15_read_indexed_register(adev, se_num, sh_num, reg_offset); in soc15_get_register_value()
437 u32 sh_num, u32 reg_offset, u32 *value) in soc15_read_register() argument
453 se_num, sh_num, reg_offset); in soc15_read_register()
|
| H A D | gfx_v9_0.h | 29 void gfx_v9_0_select_se_sh(struct amdgpu_device *adev, u32 se_num, u32 sh_num,
|
| H A D | amdgpu_kms.c | 882 unsigned int sh_num = (info->read_mmr_reg.instance >> in amdgpu_info_ioctl() local
899 if (sh_num == AMDGPU_INFO_MMR_SH_INDEX_MASK) { in amdgpu_info_ioctl()
900 sh_num = 0xffffffff; in amdgpu_info_ioctl()
901 } else if (sh_num >= AMDGPU_GFX_MAX_SH_PER_SE) { in amdgpu_info_ioctl()
921 if (amdgpu_asic_read_register(adev, se_num, sh_num, in amdgpu_info_ioctl()
|
| H A D | amdgpu.h | 607 u32 sh_num, u32 reg_offset, u32 *value);
|
| H A D | gfx_v12_0.c | 278 u32 sh_num, u32 instance, int xcc_id);
1668 u32 sh_num, u32 instance, int xcc_id) in gfx_v12_0_select_se_sh() argument
1685 if (sh_num == 0xffffffff) in gfx_v12_0_select_se_sh()
1689 data = REG_SET_FIELD(data, GRBM_GFX_INDEX, SA_INDEX, sh_num); in gfx_v12_0_select_se_sh()
|